
BLOCK DIAGRAM



ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-----------------|-------------------------|--------------------------|
| MC14569BDWG | SOIC-16 WB (Pb-Free) | 47 Units / Rail |
| MC14569BDWR2G | SOIC-16 WB (Pb-Free) | 1000 Units / Tape & Reel |
| NLV14569BDWR2G* | SOIC-16 WB (Pb-Free) | 1000 Units / Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

| | | | | - 5 | 5°C | | 25°C | | 125 | | |
|---|----------------|-----------------|------------------------|-------------------------------|----------------------|---|--------------------------------|----------------------|-------------------------------|----------------------|------|
| Characteristic | | Symbol | V _{DD} Vdc | Min | Max | Min | Typ (Note 2) | Max | Min | Max | Unit |
| Output Voltage $V_{in} = V_{DD}$ or 0 | "0" Level | V _{OL} | 5.0 10 15 | - - - | 0.05 0.05 0.05 | - - - | 0 0 0 | 0.05 0.05 0.05 | - - - | 0.05 0.05 0.05 | Vdc |
| $V_{in} = 0 \text{ or } V_{DD}$ | "1" Level | V _{OH} | 5.0 10 15 | 4.95 9.95 14.95 | - - - | 4.95 9.95 14.95 | 5.0 10 15 | - - - | 4.95 9.95 14.95 | _ _ _ | Vdc |
| Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$ | "0" Level | VIL | 5.0 10 15 | _ _ _ | 1.5 3.0 4.0 | _ _ _ | 2.25 4.50 6.75 | 1.5 3.0 4.0 | _ _ _ | 1.5 3.0 4.0 | Vdc |
| $(V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc})$ | "1" Level | V _{IH} | 5.0 10 15 | 3.5 7.0 11 | - - - | 3.5 7.0 11 | 2.75 5.50 8.25 | - - - | 3.5 7.0 11 | - - - | Vdc |
| $\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$ | Source | I _{ОН} | 5.0 5.0 10 15 | -3.0 -0.64 -1.6 -4.2 | - - - | -2.4 -0.51 -1.3 -3.4 | -4.2 -0.88 -2.25 -8.8 | - - - | -1.7 -0.36 -0.9 -2.4 | | mAdo |
| (V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc) | Sink | I _{OL} | 5.0 10 15 | 0.64 1.6 4.2 | - - - | 0.51 1.3 3.4 | 0.88 2.25 8.8 | - - - | 0.36 0.9 2.4 | _ _ _ | mAdo |
| Input Current | | l _{in} | 15 | _ | ±0.1 | - | ±0.00001 | ±0.1 | - | ±1.0 | μAdc |
| Input Capacitance (V _{in} = 0) | | C _{in} | _ | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current (Per Package) | | I _{DD} | 5.0 10 15 | - - - | 5.0 10 20 | - - - | 0.005 0.010 0.015 | 5.0 10 20 | - - - | 150 300 600 | μAdc |
| Total Supply Current (Note (Dynamic plus Quiesce Per Package) (C _L = 50 pF on all outp buffers switching) | Ι _Τ | 5.0 10 15 | | | I _T = (1 | .58 μA/kHz) .20 μA/kHz) .95 μA/kHz) | f + I _{DD} | | | μAdc | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.001.

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

| Characteristic | Symbol | V _{DD} Vdc | Min | Typ (Note 5) | Max | Unit |
|---|-------------------------------------|------------------------|-------------------|--------------------|--------------------|------|
| Output Rise Time | t _{TLH} | 5.0 10 15 | - - - | 100 50 40 | 200 100 80 | ns |
| Output Fall Time | t _{THL} | 5.0 10 15 | | 100 50 40 | 200 100 80 | ns |
| Turn–On Delay Time Zero Detect Output | t _{PLH} | 5.0 10 15 | | 420 175 125 | 700 300 250 | ns |
| Q Output | | 5.0 10 15 | - - - | 675 285 200 | 1200 500 400 | ns |
| Turn–Off Delay Time Zero Detect Output | t _{PHL} | 5.0 10 15 | | 380 150 100 | 600 300 200 | ns |
| Q Output | | 5.0 10 15 | - - - | 530 225 155 | 1000 400 300 | ns |
| Clock Pulse Width | t _{WH} | 5.0 10 15 | 300 150 115 | 100 45 30 | - - - | ns |
| Clock Pulse Frequency | f _{cl} | 5.0 10 15 | - - - | 3.5 9.5 13.0 | 2.1 5.1 7.8 | MHz |
| Clock Pulse Rise and Fall Time | t _{TLH} , t _{THL} | 5.0 10 15 | | NO LIMIT | • | μS |

5. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

SWITCHING WAVEFORMS





Figure 1.





PIN DESCRIPTIONS

INPUTS

P0, P1, P2, P3 (Pins 3, 4, 5, 6) – Preset Inputs. Programmable inputs for the least significant counter. May be binary or BCD depending on the control input.

P4, P5, P6, P7 (Pins 11, 12, 13, 14) – Preset Inputs. Programmable inputs for the most significant counter. May be binary or BCD depending on the control input.

Clock (Pin 9) – Preset data is decremented by one on each positive transition of this signal.

OUTPUTS

Zero Detect (Pin 1) – This output is normally low and goes high for one clock cycle when the counter has decremented to zero.

Q (Pin 15) – Output of the last stage of the most significant counter. This output will be inactive unless the preset input P7 has been set high.

CONTROLS

Cascade Feedback (**Pin 7**) – This pin is normally set high. When low, loading of the preset inputs (P0 through P7) is inhibited, i.e., P0 through P7 are "don't cares." Refer to Table 1 for output characteristics.

 CTL_1 (Pin 2) – This pin controls the counting mode of the least significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

 CTL_2 (Pin 10) – This pin controls the counting mode of the most significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

SUPPLY PINS

 V_{SS} (Pin 18) – Negative Supply Voltage. This pin is usually connected to ground.

 V_{DD} (Pin 16) – Positive Supply Voltage. This pin is connected to a positive supply voltage ranging from 3.0 V to 18 V.


OPERATING CHARACTERISTICS

The MC14569B is a programmable divide–by–N dual 4–bit down counter. This counter may be programmed (i.e., preset) in BCD or binary code through inputs P0 to P7. For each counter, the counting sequence may be chosen independently by applying a high (for BCD count) or a low (for binary count) to the control inputs CTL₁ and CTL₂.

The divide ratio N (N being the value programmed on the preset inputs P0 to P7) is automatically loaded into the counter as soon as the count 1 is detected. Therefore, a division ratio of one is not possible. After N clock cycles,

one pulse appears on the Zero Detect output. (See Timing Diagram.) The Q output is the output of the last stage of the most significant counter (See Tables 1 through 5, Mode Controls.)

When cascading the MC14569B to the MC14526B, the Cascade Feedback input, Q, and Zero Detect outputs must be respectively connected to "0", Clock, and Load of the following counter. If the MC14569B is used alone, Cascade Feedback must be connected to $V_{\rm DD}$.



| Counter Co | ntrol Values | Divide Ratio | | | | | | | |
|------------------|------------------|--------------|-----|--|--|--|--|--|--|
| CTL ₁ | CTL ₂ | Zero Detect | Q | | | | | | |
| 0 | 0 | 256 | 256 | | | | | | |
| 0 | 1 | 160 | 160 | | | | | | |
| 1 | 0 | 160 | 160 | | | | | | |
| 1 | 1 | 100 | 100 | | | | | | |

NOTE: Data Preset Inputs (P0–P7) are "Don't Cares" while Cascade Feedback is Low.

Table 2Mode Controls (CTL₁ = Low, CTL₂ = Low, Cascade Feedback = High)

| | | | Preset | Inputs | | | | Divide | Ratio | |
|-----|----------------|----------------|--------|----------------|----------------|----------------|----------------|----------------|-------|-----------------|
| P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | Zero Detect | Q | Comments |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 256 | 256 | Max Count |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Х | Х | Illegal State |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 | Х | Min Count |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 15 | Х | |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 16 | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 32 | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 64 | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 127 | Х | |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 128 | 128 | Q Output Active |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 136 | 136 | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 255 | 255 | ¥ |
| 27 | 2 ⁶ | 2 ⁵ | 24 | 2 ³ | 2 ² | 2 ¹ | 2 ⁰ | | | |
| 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | | | Bit Value |
| | Coun | ter #2 | | | Coun | ter #1 | | | | Counting |
| | Bin | ary | | | Bin | ary | | | | Sequence |

X = No Output (Always Low)

| | | | | Inputs | | | | r | Ratio | |
|----|------|--------|----|--------|------|----|----|----------------|-------|-----------------|
| P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | Zero Detect | Q | Comments |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 160 | 160 | Max Count |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Х | Х | Illegal State |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 | Х | Min Count |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 | х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 9 | Х | |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10 | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 19 | Х | |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 | х | |
| • | • | • | • | • | • | • | • | • | х | |
| • | • | • | • | • | • | • | • | • | х | |
| • | • | • | • | • | • | • | • | • | х | |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30 | х | |
| • | • | • | • | • | • | • | • | • | х | |
| • | • | • | • | • | • | • | • | • | х | |
| • | • | • | • | • | • | • | • | • | Х | |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40 | х | |
| • | • | • | • | • | • | • | • | • | X | |
| • | • | • | • | • | | • | • | • | X | |
| • | • | • | • | • | | • | • | • | X | |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 50 | X | |
| • | • | • | • | • | • | • | • | • | х | |
| • | • | • | • | • | • | • | • | • | х | |
| • | | | • | • | | • | • | • | Х | |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 60 | X | |
| • | • | • | • | • | • | • | • | • | х | |
| • | • | • | • | • | • | • | • | • | х | |
| • | • | • | • | • | • | • | • | • | х | |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 70 | х | |
| • | | | | • | • | • | • | • | Х | |
| • | | | | | | • | | • | X | |
| • | • | • | • | • | • | • | • | • | X | |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 80 | 80 | Q Output Active |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | | | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 90 | 90 | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | | • | • | • | • | • | |
| • | • | • | • | | | • | • | • | • | |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 150 | 150 | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | | | • | • | • | • | |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 159 | 159 | ↓ |
| 80 | 40 | 20 | 10 | 8 | 4 | 2 | 1 | | • | Bit Value |
| | Coun | ter #2 | | | Coun | | 1 | | | Counting |
| | | ary | | | BC | | | | | Sequence |
| | | | | | | | | | | - |

 Table 3Mode Controls ($CTL_1 = High$, $CTL_2 = Low$, Cascade Feedback = High)

X = No Output (Always Low)

| | | | | Values | , | | JW, CTL ₂ | Divide Ratio | | |
|-----|----------------|----------------|----|----------------|----------------|----------------|----------------------|----------------|--------|-----------------|
| P7 | P6 | Р5 | P4 | P3 | P2 | P1 | P0 | Zero Detect | Q | Comments |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 160 | 160 | Max Count |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Х | Х | Illegal State |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 | Х | Min Count |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 15 | Х | |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 16 | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 31 | Х | |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 32 | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| • | • | • | • | • | • | • | • | • | Х | |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 48 | Х | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 64 | Х | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • 80 | • X | |
| - | | - | | - | | | | | | |
| | • | • | • | • | • | • | • | • | • | |
| | | | • | • | | | • | • | • | |
| • | • | • | • | • | • | • | • | • 112 | • X | |
| 0 | | | | • | • | • | • | • | ~ | |
| | | | • | • | • | • | • | • | • | |
| | | • | • | | • | • | • | • | | |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 128 | 128 | Q Output Active |
| | | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 144 | 144 | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | • | • | • | |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 159 | 159 | * |
| 27 | 2 ⁶ | 2 ⁵ | 24 | 2 ³ | 2 ² | 2 ¹ | 20 | | 1 | |
| 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | | | Bit Value |
| | | ter #2 | 1 | | Count | ter #1 | 1 | | | Counting |
| | | | | | Bin | | | | | Sequence |
| | 5 | | | | = | , | | | | |

Table 4Mode Controls (CTL₁ = Low, CTL₂ = High, Cascade Feedback = High)


X = No Output (Always Low)


| P7 P6 P5 P4 P3 P2 P1 P0 Zero Detect Q Comme 0 0 0 0 0 0 0 100 100 Max Co 0 0 0 0 0 0 11 X X illegal st 0 0 0 0 0 11 13 X Min Co 0 0 0 0 1 1 3 X • • • • • • • × × • • • • • • • × × • • • • • • • × × • • • • • • × × • • • • • • × × • • • <td< th=""><th>ount</th></td<> | ount |
|---|--------|
| 0 0 0 0 0 1 X X illegal st 0 0 0 0 0 1 0 2 X Min Col 0 0 0 0 0 1 1 3 X Min Col 0 0 0 0 0 1 1 3 X Min Col • • • • • • • × × × • • • • • • • × × • • • • • • • × × | |
| 0 0 0 0 0 1 0 2 X Min Col 0 0 0 0 0 1 1 3 X • • • • • • • X Min Col • • • • • • • X X • • • • • • • X X • • • • • • • X X | |
| 0 0 0 0 1 1 3 X • • • • • • • X • • • • • • X X • • • • • • X X • • • • • • X X | state |
| • • • • • • • X • • • • • • • X • • • • • • • X • • • • • • × X | ount |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | |
| • • • • • • • • • • × | |
| | |
| | |
| | |
| 0 0 0 1 0 0 0 10 X | |
| • • • • • • • • • X | |
| • • • • • • • • • X | |
| • • • • • • • • • X | |
| 0 0 1 1 0 0 0 30 X | |
| $\cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot $ | |
| $\cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot $ | |
| • • • • • • • • • • X | |
| 0 1 0 0 0 0 0 40 X | |
| $\cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot $ | |
| $\cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot $ | |
| · · · · · · · · · · X | |
| 0 1 0 1 0 0 0 50 X | |
| • • • • • • • • • • × | |
| • • • • • • • • • • × × | |
| | |
| 0 1 1 1 0 0 0 0 X • • • • • • • • • • X | |
| | |
| | |
| • • • • • • X 1 0 0 0 0 0 80 80 QOutput A | Active |
| | Active |
| | |
| | |
| 1 0 0 1 0 0 0 0 90 90 | |
| | |
| | |
| | |
| 1 0 0 1 1 0 0 1 99 99 | |
| 80 40 20 10 8 4 2 1 Bit Value | lue |
| Counter #2 Counter #1 Counti | ing |
| BCD BCD Sequer | |

 Table 5Mode Controls ($CTL_1 = High$, $CTL_2 = High$, Cascade Feedback = High)

X = No Output (Always Low)

TIMING DIAGRAM MC14569B





TYPICAL APPLICATIONS




Figure 3. Cascading MC14568B and MC14522B or MC14526B with MC14569B




Figure 4. Frequency Synthesizer with MC14568B and MC14569B Using a Mixer (Channel Spacing 10 kHz)

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

SOIC-16 WB CASE 751G ISSUE E SCALE 1:1 NOTES A DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 1. CONTROLLING DIMENSION: MILLIMETERS 2. 16 🗢 0.25@ B@ В DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. з. <u>A A A A</u> RRRR ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS. 4. MAXIMUM MOLD PROTRUSION OR FLASH TO BE 0.15 PER SIDE. 5. MILLIMETERS DIM MIN. MAX. H Н Α 2.35 2.65 h 8 45 0.25 A1 0.10 -16X B e DETAIL A в 0.35 0.49 0.2500 TAS BS END VIEW С 0.23 0.32 TOP VIEW D 10.15 10.45 7.40 7.60 Е 1.27 BSC e 16X н 10.05 10.55 -L h 0.53 REF SEATIN **A1** 0.50 0.90 L SIDE VIEW М 0* 7* DETAIL A 2X SCALE 0000|0000 GENERIC 11.00 **MARKING DIAGRAM*** 1 16X 1.62 .27 XXXXXXXXXXXX PITCH XXXXXXXXXXXX RECOMMENDED AWLYYWWG MOUNTING FOOTPRINT H H Η 1 H Н XXXXX = Specific Device Code = Assembly Location А = Wafer Lot WL YY = Year ww = Work Week G = Pb-Free Package *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may

| DOCUMENT NUMBER: | 98ASB42567B Electronic versions are uncontrolled except when accessed directly from the Docum Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the operation of the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped "CONTROLLED COPY" in the printed versions are uncontrolled except when stamped versions are uncontrolled | | | | | | | |
|---|---|--|-------------|--|--|--|--|--|
| DESCRIPTION: | SOIC-16 WB | | PAGE 1 OF 1 | | | | | |
| onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others. | | | | | | | | |

or may not be present. Some products may

not follow the Generic Marking.

DUSEM

DATE 08 OCT 2021

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

<u>MC14569BCP</u> <u>MC14569BCPG</u> <u>MC14569BDW</u> <u>MC14569BDWG</u> <u>MC14569BDWR2</u> <u>MC14569BDWR2G</u> NLV14569BDWR2G