


Typical Applications Circuit




Pin Descriptions

Pin Number			
SO-8	SO-8EP	Pin Name	Function
1	1	BOOT	Bootstrap pin. Connect a bootstrap capacitor from this pin to PHASE for creating a BOOT voltage suitable to drive a standard N-Channel MOSFET.
2	2	UGATE	Upper-gate drive pin. Connect this pin to the upper MOSFET gate providing the gate drive. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.
3	3	GND	Ground for the IC. All voltage levels are measured with respect to this pin. Connect this pin directly to the low side MOSFET source and ground plane with the lowest impedance. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
4	4	LGATE/OCSET	Low-side Gate Driver Output and Over-Current Setting Input. This pin is the gate driver for low-side MOSFET. It is also used to set the maximum inductor current. Refer to the section in "Function Description" for detail.
5	5	VCC	Bias supply pin. Provides a 4.5V to 13.2V bias supply for the chip from this pin. The pin should be bypassed with a capacitor to GND.
6	6	FB	Feedback pin. This pin is the inverting input of the internal error amplifier. Use FB pin, in combination with the COMP pin, to compensate the voltage control feedback loop of the converter. A resistor divider from output to GND is used to set the output voltage.
7	7	COMP/EN	Compensation and disable pin. This pin is the output of the Error Amplifier. Pull COMP pin low will shut down the IC.
8	8	PHASE	This pin connects to the source of the upper MOSFET and the drain of the lower MOSFET. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.
_	9	Exposed Pad	Exposed Pad as ground pin.





Functional Block Diagram







Absolute Maximum Ratings (Note 4)

Symbol	Parameter	Ra	ating	Unit
V _{CC}	Supply Input Voltage	-0.3 to 15		V
VBOOT-PHASE	BOOT to PHASE Voltage	-0.3	-0.3 to 15	
Vugate	UGATE to PHASE Voltage	DC	-0.3 to V _{BOOT} - PHASE+0.3	V
VUGATE		<200ns	-5 to V _{BOOT-} PHASE+5	v
	PHASE to GND Voltage	DC	-0.3 to 15	V
V _{PHASE}	PHASE to GND Voltage	<200ns	-5 to 30	v
VLGATE	LGATE to GND Voltage	DC	-0.3 to V _{CC} +0.3	V
LOALE	<200ns	-5 to V_{CC} +5		
	Other Pin Voltage	-0.	-0.3 to 6	
5	Device Dissignation	SO-8	0.87	°C/W
PD	Power Dissipation	SO-8EP	1.43	
0	Thermal Desistence (lunction to Ambient)	SO-8	115	
θ _{JA}	Thermal Resistance (Junction to Ambient)	SO-8EP	70	
<u>^</u>	Thermal Desistance (lunction to Occo)	SO-8	22	°C/W
θ」С	Thermal Resistance (Junction to Case)	SO-8EP	22	°C/W
TJ	Junction Temperature	-40 t	o +150	°C
T _{STG}	Storage Temperature			°C
T _{LEAD}	Lead Temperature (Soldering, 10 sec)	+260		°C
_	ESD (Human Body Model) (Note 5)	2	000	V
_	ESD (Machine Model) (Note 5)	2	200	V

Notes: 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

5. Devices are ESD sensitive. Handling precaution is recommended.

Recommended Operating Conditions

Symbol	Parameter	Min	Мах	Unit
V _{CC}	Supply Input Voltage	4.5	13.2	V
T _A	Operating Ambient Temperature	-40	+85	°C

Electrical Characteristics (V_{CC} = 12V, T_A = +25°C, unless otherwise specified.)

Symbol	Symbol Parameter		Min	Тур	Max	Unit	
SUPPLY INPUT							
Icc	Supply Current	UGATE and LGATE Pins Open; Switching	-	5	_	mA	
I _{CC_Q}	Quiescent Supply Current	$V_{FB} = V_{REF} + 0.1V$, No Switching	-	4	_	mA	
V _{IN}	Power Input Voltage	-	3.0	-	13.2	V	






Electrical Characteristics (Cont. V_{CC} = 12V, T_A = +25°C, unless otherwise specified.)


Querra la cl	Demonstern	O an diti and		T		1114
	Parameter	Conditions	Min	Тур	Max	Unit
POWER ON RESET	V _{CC} Rising Threshold	V _{CC} Rising	4.0	4.2	4.4	V
VPOR_HYS	V _{CC} Threshold Hysteresis	-	4.0	500	-	mV
			_	500	_	IIIV
G _{DC_OL}	Open Loop DC Gain	_	55	70	i _	dB
G _{BW}	Gain-bandwidth Product	_		10	_	MHz
SR	Slew Rate	_	3	6	_	V/µs
-	Transconductance		-	800	1100	μA/V
	Output Source Current	V _{FB} < V _{REF}	80	120	-	μΑ
	Output Sink Current	V _{FB} > V _{REF}	80	120	_	μΑ
		VFB VREF	00	120	_	μΛ
PWM CONTROLLER GATE		V _{BOOT} -V _{PHASE} = 12V,	İ	İ	İ	İ
I _{UG_SRC}	Upper Gate Source Current	$V_{BOOT} - V_{UGATE} = 6V$	-	-1.0	-	А
		V_{BOOT} - V_{PHASE} = 12V,				
I _{UG_SNK}	Upper Gate Sink Current	V_{BOOT} - V_{UGATE} = 6V	-	1.5	-	А
D	Upper Gate Sink	50mA Source Current				-
R _{UGATE}	Resistance	Soma Source Current	-	2	4	Ω
ILG_SRC	Lower Gate Source Current	V _{CC} -V _{LGATE} = 6V	-	-1	-	А
I _{LG_SNK}	Lower Gate Sink Current	V _{LGATE} = 6V	_	1.5	-	А
R _{LGATE}	Lower Gate Sink Resistance	50mA Source Current	-	1	2	Ω
_	PHASE Falling to LGATE Rising Delay	V _{PHASE} < 1.2V to V _{LGATE} > 1.2V	-	30	-	ns
_	LGATE Falling to UGATE Rising Delay	V _{LGATE} < 1.2V to (V _{UGATE} -V _{PHASE}) > 1.2V	_	30	_	ns
-	Minimum Duty Cycle	-	-	0	-	%
-	Maximum Duty Cycle	-	75	82	89	%
OSCILLATOR		•				
fosc	Oscillator Frequency	AP3585A/B	270	300	330	- kHz
1050		AP3585C	180	200	220	KI 12
ΔVosc	Ramp Amplitude	-	-	1.4	-	V _{P-P}
REFERENCE VOLTAGE		•				
V _{FB}	Feedback Voltage	AP3585A	0.788	0.8	0.812	V
v FB		AP3585B/C	0.591	0.6	0.609	V
I _{FB}	Feedback Bias Current	V _{FB} = 5V	_	10	50	nA
PROTECTION						
Vfb_uvp	Under Voltage Protection	-	0.3	0.4	0.5	V
V _{FB_OVP}	Over Voltage Protection	AP3585A	_	1.1	_	v
A-R_0/6		AP3585B/C	-	0.8	-	v
IOCSET	OC Current Source	-	9	10	11	μA
V _{OCP_MAX}	Built-in Maximum OCP Voltage	-	-	0.375	-	V
		AP3585A	-	2	-	
t _{SS}	Soft-start Interval	AP3585B	-	1.5	-	ms
		AP3585C	_	2.4	_	
V _{COMP/EN}	Enable Threshold	-	0.25	0.30	0.35	V
T _{OTSD}	Thermal Shutdown	-	_	+160	_	°C
T _{HYS}	Thermal Shutdown Hysteresis	-	_	+20	_	°C




Performance Characteristics




Switching Frequency vs. Temperature




Reference Voltage vs. Temperature






Load Regulation

Switching Frequency vs. Input Voltage



Reference Voltage vs. Input Voltage




AP3585A/B/C Document number: DS36819 Rev. 1 - 2




Performance Characteristics (Cont.)

Power-on Waveform ($V_{IN} = 12V$, $V_{OUT} = 1.5V$, $I_{OUT} = 0A$)




Time 4ms/div

Load Transient Response (V_{IN} = 12V, V_{OUT} = 1.5V, I_{OUT} = 0A to 10A)




Time 400µs/div

Over Current Protection ($V_{IN} = 12V$, $V_{OUT} = 1.5V$)




Time 10ms/div

Enable-on Waveform ($V_{IN} = 12V$, $V_{OUT} = 1.5V$, $I_{OUT} = 0A$)




Time 4ms/div

Load Transient Response $(V_{IN} = 12V, V_{OUT} = 1.5V, I_{OUT} = 0A \text{ to } 20A)$



Time 400µs/div


Under Voltage Protection (V_{IN} = 12V, V_{OUT} = 1.5V)




Time 20ms/div



Performance Characteristics (Cont.)





Time 20ms/div





Functional Descriptions

The AP3585A/B/C is a voltage-mode single phase synchronous buck controller with embedded MOSFET drivers. This part provides complete protection functions such as over voltage protection, under voltage protection and over current protection. Inductor current information is sensed by $R_{DS(ON)}$ of the low side MOSFET. The over current protection threshold can be simply programmed by a resistor.

Power on Reset and Chip Enable

A power on reset (POR) circuitry continuously monitors the supply voltage at VCC pin. Once the rising POR threshold is exceeded, the AP3585A/B/C sets itself to active state and is ready to accept chip enable command. The rising POR threshold is typically 4.2V at VCC rising.

The COMP/EN is a multifunctional pin: control loop compensation and chip enable as shown in Figure 1. An Enable Comparator monitors the COMP/EN pin voltage for chip enable. A signal level transistor is adequate to pull this pin down to ground and shut down AP3585A/B/C. A 120µA current source charges the external compensation network with 0.45V ceiling when this pin is released. If the voltage at COMP/EN pin exceeds 0.3V, the AP3585A/B/C initiates its soft start cycle.

The 120 μ A current source keeps charging the COMP pin to its ceiling until the feedback loop boosts the COMP pin higher than 0.45V according to the feedback signal. The current source is cut off when V_{COMP} is higher than 0.45V during normal operation.




Figure 1. Chip Enable Function

Soft Start

A built-in Soft Start is used to prevent surge current from power supply input V_{IN} during turn-on (Referring to the Functional Block Diagram). The error amplifier is a three-input device. Reference voltage V_{REF} or the internal soft start voltage SS whichever is smaller dominates the behavior of the non-inverting inputs of the error amplifier. SS internally ramps up to 0.8V in 2ms for AP3585A (to 0.6V in 1.5ms for AP3585B and 0.6V in 2.4ms for AP3585C) after the soft start cycle is initiated. The ramp is created digitally, so there will be 100 small discrete steps. Accordingly, the output voltage will follow the SS signal and ramp up smoothly to its target level.

The SS signal keeps ramping up after it exceeds the internal 0.8V for AP3585A (0.6V for AP3585B/C) reference voltage. However, the internal 0.8V for AP35855A (0.6V for AP3585B/C) reference voltage takes over the behavior of error amplifier after SS > V_{REF} . When the SS signal climbs to its ceiling voltage (4.2V), AP3585A/B/C claims the end of soft start cycle and enables the under voltage protection of the output voltage.

Figure 2 shows a typical start up interval for AP3585A/B/C where the COMP/EN pin has been released from a grounded (system shutdown) state. The internal 120 μ A current source starts charge the compensation network after the COMP/EN pin is released from ground at T1. The COMP/EN exceeds 0.3V and enables the AP3585A/B/C at T2. The COMP/EN continues ramping up the stays at 0.45V before the SS starts ramping at T3. The output voltage follows the internal SS and ramps up to its final level during T3 and T4. At T4, the reference voltage V_{REF} takes over the behavior of the error amplifier as the internal SS crosses V_{REF}. The internal SS keeps ramping up and stays at 4.2V at T5, where AP3585A/B/C asserts the end of soft start cycle.




Figure 2. Soft Start Behavior of AP3585A/B/C

9 of 18 www.diodes.com



Functional Descriptions (Cont.)

Power Input Detection

The AP3585A/B/C detects PHASE voltage for the present of power input V_{IN} when UGATE turns on the first time. If the PHASE voltage does not exceed 2.0V when UGATE turns on, AP3585A/B/C asserts that V_{IN} is not ready and stops the soft start cycle. However, the internal SS continues ramping up to V_{DD} . Another soft start is initiated after SS ramps up to V_{DD} . The hiccup period is about 1ms. Figure 3 shows the start-up waveform where V_{IN} does not present initially.




Figure 3. Soft Start Where VIN Does Not Present Initially

Over Current Protection (OCP)

A resistor R_{OCSET} connected from LGATE pin sets the threshold. An internal current source I_{OCSET} (10µA typically), flowing through R_{OCSET} determines the OCP trigger point, which can be calculated using the following equation:

$$I_{\text{LIMIT}} = \frac{I_{\text{OCSET}} \times R_{\text{OCSET}}}{R_{\text{DS(ON)}} \text{ of the low side MOSFET}}$$

If R_{OCSET} is absent or larger than 40kΩ, AP3585A/B/C will work in build-in Maximum OCP Mode. Then the current limit will be:

$$I_{\text{LIMIT}} = 375 mV / R_{DS(ON)}$$

Because the RDS(ON) of MOSFET increases with temperature, it is necessary to take this thermal effect into consideration in calculating OCP point.

When OCP is triggered, both UGATE and LGATE will go low to stop the energy transfer to the load. Controller will try to restart in a hiccupped way. Figure 4 shows the hiccupped over current protection.




Figure 4. Hiccupped Over Current Protection

Over Voltage Protection (OVP)

The feedback voltage is continuously monitored for over voltage protection. When OVP is triggered, LGATE will go high and UGATE will go low to discharge the output capacitor.

The AP3585A/B/C provides full-time over voltage protection whenever soft start completes or not. The typical OVP threshold is 137.5% of the internal reference voltage V_{REF} . AP3585A/B/C provides non-latched OVP. The controller will return to normal operation if over voltage condition is removed.

Under Voltage Protection (UVP)

The feedback voltage is also monitored for under voltage protection. The under voltage protection has 15µs triggered delay. When UVP is triggered, both UGATE and LGATE will go low. Unlike OCP, UVP is not a latched protection; controller will always try to restart in a hiccupped way.



Functional Descriptions (Cont.)

Thermal Shutdown

If the junction temperature of the device reaches the thermal shutdown limit of +160°C, the PWM and the oscillator are turned off and UGATE and LGATE are driven low, turning off both MOSFETs. When the junction cools to the required level (+140°C nominal), the PWM initiates soft start as during a normal power-up cycle.

Output Voltage Selection

The output voltage can be programmed to any level between the 0.8V (for AP3585A) internal reference (0.6V for AP3585B/C) to the 80% of V_{IN} supply. The lower limitation of output voltage is caused by the internal reference. The upper limitation of the output voltage is caused by the maximum available duty cycle (80%). This is to leave enough time for over-current detection. Output voltage out of this range is not allowed.

A voltage divider sets the output voltage (Refer to the typical application circuit). In real applications, choose R1 in 100Ω to $10k\Omega$ range and choose appropriate R2 according to the desired output voltage.

 $V_{\text{OUT}} = 0.8 \text{V} \times \frac{\text{R1} + \text{R2}}{\text{R2}}$ AP3585A $V_{\text{OUT}} = 0.6 \text{V} \times \frac{\text{R1} + \text{R2}}{\text{R2}}$ AP3585B/C

PCB Layout Considerations

High speed switching and relatively large peak currents in a synchronous-rectified buck converter make the PCB layout a very important part of design. Switching current from one power device to another can generate voltage spikes across the impedances of the interconnecting bond wires and circuit traces. The voltage spikes can degrade efficiency and radiate noise, which results in over-voltage stress on devices. Careful component placement layout a printed circuit design can minimize the voltage spikes induced in the converter.

Follow the below layout guidelines for optimal performance of AP3585A/B/C.

1. The turn-off transition of the upper MOSFET prior to turn-off, the upper MOSFET was carrying the full load current. During turn-off, current stops flowing in the upper MOSFET and is picked up by the low side MOSFET. Any inductance in the switched path generates a large voltage spike during the switching interval. Careful component selections, layout of the critical components, and use shorter and wider PCB traces help in minimizing the magnitude of voltage spikes.

2. The power components and the PWM controller should be placed firstly. Place the input capacitors, especially the high-frequency ceramic decoupling capacitors, close to the power switches. Place the output inductor and output capacitors between the MOSFETs and the load. Also locate the PWM controller near MOSFETs.

3. Use a dedicated grounding plane and use vias to ground all critical components to this layer. Use an immediate via to connect the component to ground plane including GND of AP3585A/B/C.

4. Apply another solid layer as a power plane and cut this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the PHASE node.


5. The PHASE node is subject to very high dV/dt voltages. Stray capacitance between this island and the surrounding circuitry tend to induce current spike and capacitive noise coupling. Keep the sensitive circuit away from the PHASE node and keep the PCB area small to limit the capacitive coupling. However, the PCB area should be kept moderate since it also acts as main heat convection path of the lower MOSFET.

6. The PCB traces between the PWM controller and the gate of MOSFET and also the traces connecting source of MOSFETs should be sized to carry 2A peak currents.





Ordering Information



Diodes IC's Pb-free products with "G1" suffix in the part number, are RoHS compliant and green.

Package	Temperature Range	Part Number	Marking ID	Packing
	-40°C to +85°C	AP3585AMTR-G1	3585AM-G1	4000/Tape & Reel
SO-8		AP3585BMTR-G1	3585BM-G1	4000/Tape & Reel
		AP3585CMTR-G1	3585CM-G1	4000/Tape & Reel
SO-8EP		AP3585AMPTR-G1	3585AMP-G1	4000/Tape & Reel
		AP3585BMPTR-G1	3585BMP-G1	4000/Tape & Reel
		AP3585CMPTR-G1	3585CMP-G1	4000/Tape & Reel


Marking Information

(1) SO-8

(Top View)



(Top View)



First and Second Lines: Logo and Marking ID Third Line: Date Code Y: Year WW: Work Week of Molding A: Assembly House Code XX: 7th and 8th Digits of Batch Number


First and Second Lines: Logo and Marking ID Third Line: Date Code Y: Year WW: Work Week of Molding A: Assembly House Code XX: 7th and 8th Digits of Batch Number

AP3585A/B/C Document number: DS36819 Rev. 1 - 2





Marking Information (Cont.)




(2) SO-8EP


(Top View)



(Top View)



(Top View)



First and Second Lines: Logo and Marking ID Third Line: Date Code Y: Year WW: Work Week of Molding A: Assembly House Code XX: 7th and 8th Digits of Batch Number

First and Second Lines: Logo and Marking ID Third Line: Date Code Y: Year WW: Work Week of Molding A: Assembly House Code XX: 7th and 8th Digits of Batch Number


First and Second Lines: Logo and Marking ID Third Line: Date Code Y: Year WW: Work Week of Molding A: Assembly House Code XX: 7th and 8th Digits of Batch Number

First and Second Lines: Logo and Marking ID Third Line: Date Code Y: Year WW: Work Week of Molding A: Assembly House Code XX: 7th and 8th Digits of Batch Number



Package Outline Dimensions (All dimensions in mm(inch).)

(1) Package Type: SO-8




Note: Eject hole, oriented hole and mold mark is optional.



Package Outline Dimensions (Cont. All dimensions in mm(inch).)

(2) Package Type: SO-8EP




Note: Eject hole, oriented hole and mold mark is optional.



Suggested Pad Layout

(1) Package Type: SO-8




Dimensions	Z	G	X	Y	E
	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)
Value	6.900/0.272	3.900/0.154	0.650/0.026	1.500/0.059	1.270/0.050



Suggested Pad Layout (Cont.)

(2) Package Type: SO-8EP



Dimensions	Z	G	Х	Y	X1	Y1	E
Dimensions	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)
Value	6.900/0.272	3.900/0.154	0.650/0.026	1.500/0.059	3.600/0.142	2.700/0.106	1.270/0.050





IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2012, Diodes Incorporated

www.diodes.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Diodes Incorporated:

AP3585AMPTR-G1 AP3585BMPTR-G1 AP3585CMPTR-G1 AP3585MPTR-G1