#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (V <sub>CC</sub> to V <sub>EE</sub> )6V
All Other Pins(VCC + 0.3V) to (VEE - 0.3V)
Output Short-Circuit Duration (to VCC or VEE)Continuous
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
5-pin SOT23 (derate 7.1mW/°C above +70°C)571mW
8-pin μMAX (derate 4.1mW/°C above +70°C)330mW
8-pin SO (derate 5.88mW/°C above +70°C)471mW

10-pin µMAX (derate 5.6mW/°C above +70°C	C)444mW
14-pin SO (derate 8.33mW/°C above +70°C)	667mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +1.8V \text{ to } +5.5V, V_{EE} = 0, V_{CM} = 0, V_{OUT} = V_{CC} / 2, R_L = 100k\Omega \text{ tied to } V_{CC} / 2, \overline{SHDN} = V_{CC}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CO	MIN	TYP	MAX	UNITS		
Supply-Voltage Range	Vcc	Inferred from PSRR test	1.8		5.5	V		
Supply Current	loo	SHDN = V <sub>CC</sub>	V <sub>CC</sub> = 1.8V		10	12		
per Amplifier	Icc	2UDIA = ACC	V <sub>CC</sub> = 5.0V		14	18	μΑ	
Shutdown Supply	loo/ <del>outpu</del> )	SHDN = VEE	Vcc = 1.8V		1.0	1.5	μΑ	
Current (Note 2)	ICC(SHDN)	SUDIN = AFF	V <sub>CC</sub> = 5.0V		2.0	3.0	μΑ	
			MAX4241ESA		±0.20	) ±0.75		
Input Offset Voltage	Vos	(VEE - 0.2V) ≤ V <sub>CM</sub> ≤ (V <sub>CC</sub> + 0.2V)	MAX4242ESA/MAX4243ESD/ MAX4244ESD		±0.20	±0.88	mV	
		(VCC + 0.2V)	MAX4240EUK/MAX424_EUA/ MAX4243EUB		±0.25	±1.40		
Input Bias Current	IB	(Note 3)	<u>'</u>		±2	±6	nA	
Input Offset Current	los	(Note 3)			±0.5	±1.5	nA	
Differential Input	RIN(DIFF)	V <sub>IN+</sub> - V <sub>IN-</sub>   < 1.0V		45		MΩ		
Resistance	MIN(DIFF)	$ V_{IN+} - V_{IN-}  > 2.5V$		4.4		kΩ		
Input Common-Mode Voltage Range	V <sub>CM</sub>	Inferred from the CMRR	test	V <sub>EE</sub> - 0.2		V <sub>CC</sub> + 0.2	V	
			MAX4241ESA	72	90			
		V <sub>CC</sub> = 1.8V	MAX4242ESA/MAX4243ESD/ MAX4244ESD	69	90			
Common-Mode	CMRR		MAX4240EUK/MAX424_EUA/ MAX4243EUB	63	88		۵D	
Rejection Ratio (Note 4)	CIVIRR		MAX4241ESA	74	94		dB	
(1000 1)		V <sub>CC</sub> = 5.0V	MAX4242ESA/MAX4243ESD/ MAX4244ESD	74	94			
			MAX4240EUK/MAX424_EUA/ MAX4243EUB	69	90			

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +1.8V \text{ to } +5.5V, V_{EE} = 0, V_{CM} = 0, V_{OUT} = V_{CC} / 2, R_L = 100k\Omega \text{ tied to } V_{CC} / 2, \overline{SHDN} = V_{CC}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS	
			MAX4241ES	SA	77	85		
Power-Supply Rejection Ratio	PSRR	1.8V ≤ V <sub>CC</sub> ≤ 5.5V		MAX4242ESA/MAX4243ESD/ MAX4244ESD		85		dB
riojection riatio			MAX4240EU MAX4243EU	K/MAX424_EUA/ B	75	82		
			V <sub>CC</sub> = 1.8V	$R_L = 100k\Omega$	76	85		
Large-Signal	Avol	(V <sub>EE</sub> + 0.2V) ≤ V <sub>OUT</sub> ≤	VCC = 1.0V	$R_L = 10k\Omega$	66	73		dB
Voltage Gain	, WOL	(V <sub>CC</sub> - 0.2V)	V <sub>CC</sub> = 5.0V	$R_L = 100k\Omega$	86	94		GB
			100 0.01	$R_L = 10k\Omega$	78	85		
			V <sub>CC</sub> = 1.8V	$R_L = 100k\Omega$		8	20	
Output Voltage	VoH	Specified as	100 1101	$R_L = 10k\Omega$		40	65	mV
Swing High		Vcc - Voн I	Vcc = 5.0V	$R_L = 100k\Omega$		10	25	
			100 2121	$R_L = 10k\Omega$		60	95	
			$V_{CC} = 1.8V$	$R_L = 100k\Omega$		6	15	
Output Voltage	V <sub>OL</sub>	Specified as   VEE - VOL		$R_L = 10k\Omega$		23	35	mV
Swing Low			Vcc = 5.0V	$R_L = 100k\Omega$		10	20	
			100 2121	$R_L = 10k\Omega$		40	60	
Output Short-Circuit	IOUT(SC)	Sourcing				0.7		mA.
Current	001(00)	Sinking				2.5		
Output Leakage Current in Shutdown (Notes 2, 5)	I <sub>OUT</sub> (SHDN)	SHDN = V <sub>EE</sub> = 0, V <sub>CC</sub> =	5.5V			20	50	nA
SHDN Logic Low (Note 2)	VIL						0.3 x VCC	V
SHDN Logic High (Note 2)	VIH				0.7 x V <sub>CC</sub>			V
SHDN Input Bias Current (Note 2)	I <sub>IH</sub> , I <sub>IL</sub>	$\overline{SHDN} = V_{CC} = 5.5V \text{ or } \overline{S}$	0		40	80	nA	
Channel-to-Channel Isolation (Note 6)	CHISO	Specified at DC		80		dB		
Gain-Bandwidth Product	GBW					90		kHz
Phase Margin	Φm					68		degrees
Gain Margin	Gm					18		dB
Slew Rate	SR					40		V/ms

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +1.8V \text{ to } +5.5V, V_{EE} = 0, V_{CM} = 0, V_{OUT} = V_{CC} / 2, R_L = 100k\Omega \text{ tied to } V_{CC} / 2, \overline{SHDN} = V_{CC}, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
Input Voltage-Noise Density	en	f = 1kHz	70		nV/√Hz
Input Current-Noise Density	in	f = 1kHz	0.05		pA/√Hz
Capacitive-Load Stability		A <sub>VCL</sub> = +1V/V, no sustained oscillations	200		pF
Shutdown Time	tshdn		50		μs
Enable Time from Shutdown	tENABLE		150		μs
Power-Up Time	ton		200		μs
Input Capacitance	CIN		3		pF
Total Harmonic Distortion	THD	fin = 1kHz, VCC = 5.0V, VOUT = 2Vp-p, Av = +1V/V	0.05		%
Settling Time to 0.01%	ts	$A_V = +1V/V$ , $V_{CC} = 5.0V$ , $V_{OUT} = 2V_{STEP}$	50		μs

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +1.8V \text{ to } +5.5V, V_{EE} = 0, V_{CM} = 0, V_{OUT} = V_{CC} / 2, R_L = 100k\Omega \text{ tied to } V_{CC} / 2, \overline{SHDN} = V_{CC}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$ 

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS	
Supply-Voltage Range	Vcc	Inferred from PSRR test		1.8		5.5	V	
Supply Current	lcc	SHDN = Vcc	V <sub>CC</sub> = 1.8V			14		
per Amplifier	100	SHDN = VCC	Vcc = 5.0V			19	μΑ	
Shutdown Supply	loc( <del>CUDVI</del> )	SHDN = VEE	V <sub>CC</sub> = 1.8V			2.0	пΛ	
Current (Note 2)	ICC(SHDN)	SHDIN = VEE	V <sub>CC</sub> = 5.0V			3.5	μΑ	
			MAX4241ESA			±1.2		
Input Offset Voltage	Vos	(VEE - 0.2V) ≤ V <sub>CM</sub> ≤ (V <sub>CC</sub> + 0.2V)	MAX4242ESA/MAX4243ESD/ MAX4244ESD			±1.3	mV	
			MAX4240EUK/MAX424_EUA/ MAX4243EUB			±2.0		
Input Offset Voltage Drift	TCvos				2		μV/°C	
Input Bias Current	lΒ	(Note 3)				±15	nA	
Input Offset Current	los	(Note 3)			±7	nA		
Input Common-Mode Voltage Range	V <sub>CM</sub>	Inferred from the CMRR t	-0.2	\	VCC + 0.2	V		

MIXIM

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +1.8V \text{ to } +5.5V, V_{EE} = 0, V_{CM} = 0, V_{OUT} = V_{CC} / 2, R_L = 100k\Omega \text{ tied to } V_{CC} / 2, \overline{SHDN} = V_{CC}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CON		MIN	TYP	MAX	UNITS	
		MAX4241		A	65			
		V <sub>CC</sub> = 1.8V	MAX4242ESA MAX4244ESD	65				
Common-Mode	CMRR		MAX4240EUk MAX4243EUE	(/MAX424_EUA/ 3	61			dD
Rejection Ratio (Note 4)	CIVINN		MAX4241ESA	A	71			dB
(Note 1)		V <sub>CC</sub> = 5.0V	MAX4242ESA MAX4244ESD	/MAX4243ESD/	71			
			MAX4240EUk MAX4243EUE	(/MAX424_EUA/ 3	67			
			MAX4241ESA	A	73			
Power-Supply Rejection Ratio	PSRR	1.8V ≤ V <sub>CC</sub> ≤ 5.5V		MAX4242ESA/MAX4243ESD/ MAX4244ESD				dB
Rejection Ratio				MAX4240EUK/MAX424_EUA/ MAX4243EUB				
		(VEE + 0.2V) ≤ V <sub>OUT</sub> ≤ (V <sub>CC</sub> - 0.2V)	V <sub>CC</sub> = 1.8V	$R_L = 100k\Omega$	72			- dB
Large-Signal	Avol			$R_L = 10k\Omega$	62			
Voltage Gain			V <sub>CC</sub> = 5.0V	$R_L = 100k\Omega$	80			
			VCC = 3.0V	$R_L = 10k\Omega$	72			
			V <sub>CC</sub> = 1.8V	$R_L = 100k\Omega$			25	
Output Voltage	Voн	Specified as	VCC = 1.0V	$R_L = 10k\Omega$			95	mV
Swing High	VOH	Vcc - Voн l	V <sub>CC</sub> = 5.0V	$R_L = 100k\Omega$			30	1111
			VCC = 3.0V	$R_L = 10k\Omega$			145	
			V <sub>CC</sub> = 1.8V	$R_L = 100k\Omega$			20	
Output Voltage	V <sub>OL</sub>	Specified as	VCC = 1.0V	$R_L = 10k\Omega$			50	mV
Swing Low	V OL	V <sub>EE</sub> - V <sub>OL</sub> I	Vcc = 5.0V	$R_L = 100k\Omega$			25	111.4
			VCC = 3.0V	$R_L = 10k\Omega$			75	
Output Leakage Current in Shutdown (Notes 2, 5)	lout( <del>SHDN</del> )	SHDN = V <sub>EE</sub> = 0, V <sub>CC</sub> =				100	nA	
SHDN Logic Low (Note 2)	V <sub>IL</sub>					0	).3 x V <sub>CC</sub>	V

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +1.8V \text{ to } +5.5V, V_{EE} = 0, V_{CM} = 0, V_{OUT} = V_{CC} / 2, R_L = 100k\Omega \text{ tied to } V_{CC} / 2, \overline{SHDN} = V_{CC}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SHDN Logic High (Note 2)	V <sub>IH</sub>		0.7 x V <sub>CC</sub>			V
SHDN Input Bias Current (Note 2)	I <sub>IH</sub> , I <sub>IL</sub>	$\overline{SHDN} = V_{CC} = 5.5V \text{ or } \overline{SHDN} = V_{EE} = 0$			120	nA

Note 1: The MAX4240EUK, MAX4241EUA, MAX4242EUA, and MAX4243EUB specifications are 100% tested at TA = +25°C. All temperature limits are guaranteed by design.

Note 2: Shutdown mode applies to the MAX4241/MAX4243 only.

**Note 3:** Input bias current and input offset current are tested with  $V_{CC} = +0.5V$  and  $+0.5V \le V_{CM} \le +4.5V$ .


**Note 4:** Tested over the specified input common-mode range.

**Note 5:** Tested for  $0 \le V_{OUT} \le V_{CC}$ . Does not include current through external feedback network.

Note 6: Channel-to-channel isolation specification applies to the MAX4242/MAX4243/MAX4244 only.


#### Typical Operating Characteristics

 $(VCC = +5.0V, VEE = 0, VCM = VCC / 2, VSHDN = VCC, RL = 100k\Omega to VCC / 2, TA = +25°C, unless otherwise noted.)$ 




#### \_Typical Operating Characteristics (continued)

 $(V_{CC} = +5.0V, V_{EE} = 0, V_{CM} = V_{CC}/2, V_{\overline{SHDN}} = V_{CC}, R_L = 100k\Omega$  to  $V_{CC}/2, T_A = +25^{\circ}C$ , unless otherwise noted.)



#### Typical Operating Characteristics (continued)


 $(V_{CC} = +5.0V, V_{EE} = 0, V_{CM} = V_{CC}/2, V_{\overline{SHDN}} = V_{CC}, R_L = 100k\Omega$  to  $V_{CC}/2, T_A = +25^{\circ}C$  unless otherwise noted.)



#### Typical Operating Characteristics (continued)

 $(V_{CC} = +5.0V, V_{EE} = 0, V_{CM} = V_{CC}/2, V_{\overline{SHDN}} = V_{CC}, R_L = 100k\Omega$  to  $V_{CC}/2, T_A = +25^{\circ}C$  unless otherwise noted.)

# LARGE-SIGNAL TRANSIENT RESPONSE (NONINVERTING) MAX2240/44-24 4.5V IN 2V/div OUT 100µs/div



#### **Pin Description**

		PIN					
*** * * * * * * * * * * * * * * * * *	544 V 40 44	MAY 4040	MAX	4243	BB B V 40 4 4	NAME	FUNCTION
MAX4240	MAX4241	MAX4242	μМΑΧ	so	MAX4244		
1	6	_	_	_	_	OUT	Amplifier Output. High impedance when in shutdown mode.
2	4	4	4	4	11	VEE	Negative Supply. Tie to ground for single- supply operation.
3	3	_	_	_	_	IN+	Noninverting Input
4	2	_	_	_	_	IN-	Inverting Input
5	7	8	10	14	4	Vcc	Positive Supply
_	1, 5	_	_	5, 7, 8, 10	_	N.C.	No Connection. Not internally connected.
_	8	_	_	_	_	SHDN	Shutdown Input. Drive high, or tie to V <sub>CC</sub> for normal operation. Drive to V <sub>EE</sub> to place device in shutdown mode.
_	_	1, 7	1, 9	1, 13	1, 7	OUTA, OUTB	Outputs for Amplifiers A and B. High impedance when in shutdown mode.
_	_	2, 6	2, 8	2, 12	2, 6	INA-, INB-	Inverting Inputs to Amplifiers A and B
_	_	3, 5	3, 7	3, 11	3, 5	INA+, INB+	Noninverting Inputs to Amplifiers A and B
_	_	_	5, 6	6, 9	_	SHDNA, SHDNB	Shutdown Inputs for Amplifiers A and B. Drive high, or tie to $V_{CC}$ for normal operation. Drive to $V_{EE}$ to place device in shutdown mode.
_	_	_	_	_	8, 14	OUTC, OUTD	Outputs for Amplifiers C and D
_	_	_	_	_	9, 13	INC-, IND-	Inverting Inputs to Amplifiers C and D
	_		_	_	10, 12	INC+, IND+	Noninverting Inputs to Amplifiers C and D

#### \_Detailed Description

#### Beyond-the-Rails Input Stage

The MAX4240–MAX4244 have Beyond-the-Rails inputs and rail-to-rail output stages that are specifically designed for low-voltage, single-supply operation. The input stage consists of separate NPN and PNP differential stages, which operate together to provide a common-mode range extending to 200mV beyond both supply rails. The crossover region of these two pairs occurs halfway between VCC and VEE. The input offset voltage is typically 200µV. Low operating supply voltage, low supply current, beyond-the-rails common-mode input range, and rail-to-rail outputs make this family of operational amplifiers an excellent choice for precision or general-purpose, low-voltage battery-powered systems.

Since the input stage consists of NPN and PNP pairs, the input bias current changes polarity as the common-mode voltage passes through the crossover region. Match the effective impedance seen by each input to reduce the offset error caused by input bias currents flowing through external source impedances (Figures 1a and 1b). The combination of high source impedance plus input capacitance (amplifier input capacitance plus stray capacitance) creates a parasitic pole that produces an underdamped signal response. Reducing input capacitance or placing a small capacitor across the feedback resistor improves response in this case.

The MAX4240–MAX4244 family's inputs are protected from large differential input voltages by internal  $2.2k\Omega$  series resistors and back-to-back triple-diode stacks across the inputs (Figure 2). For differential input voltages (much less than 1.8V), input resistance is typically  $45M\Omega$ . For differential input voltages greater than 1.8V, input resistance is around  $4.4k\Omega$ , and the input bias current can be approximated by the following equation:

IBIAS = (VDIFF - 1.8V) / 4.4k $\Omega$ 




Figure 1a. Minimizing Offset Error Due to Input Bias Current (Noninverting)




Figure 1b. Minimizing Offset Error Due to Input Bias Current (Inverting)




Figure 2. Input Protection Circuit

In the region where the differential input voltage approaches 1.8V, the input resistance decreases exponentially from  $45 M\Omega$  to  $4.4 k\Omega$  as the diode block begins conducting. Conversely, the bias current increases with the same curve.

#### Rail-to-Rail Output Stage

The MAX4240-MAX4244 output stage can drive up to a  $10k\Omega$  load and still swing to within 40mV of the rails. Figure 3 shows the output voltage swing of a MAX4240 configured as a unity-gain buffer, powered from a single +2V supply voltage. The output for this setup typically swings from (VEE + 6mV) to (VCC - 8mV) with a  $100k\Omega$  load.

#### Applications Information

#### **Power-Supply Considerations**

The MAX4240–MAX4244 operate from a single +1.8V to +5.5V supply (or dual ±0.9V to ±2.75V supplies) and consume only 10µA of supply current per amplifier. A high power-supply rejection ratio of 85dB allows the amplifiers to be powered directly off a decaying battery voltage, simplifying design and extending battery life.

The MAX4240–MAX4244 are ideally suited for use with most battery-powered systems. Table 1 lists a variety of typical battery types showing voltage when fresh, voltage at end-of-life, capacity, and approximate operating time from a MAX4240/MAX4241, assuming nominal conditions for both normal and shutdown modes.

Although the amplifiers are fully guaranteed over temperature for operation down to a +1.8V single supply, even lower-voltage operation is possible in practice. Figures 4 and 5 show the PSRR and supply current as a function of supply voltage and temperature.

#### Power-Up Settling Time

The MAX4240–MAX4244 typically require 200µs to power up after V<sub>CC</sub> is stable. During this start-up time, the output is indeterminant. The application circuit should allow for this initial delay.

#### Shutdown Mode

The MAX4241 (single) and MAX4243 (dual) feature a low-power shutdown mode. When the shutdown pin (SHDN) is pulled low, the supply current drops to 1µA per amplifier, the amplifier is disabled, and the outputs enter a high-impedance state. Pulling SHDN high or leaving it floating enables the amplifier. Take care to ensure that parasitic leakage current at the SHDN pin does not inadvertently place the part into shutdown mode when SHDN is left floating. Figure 6 shows the output voltage response to a shutdown pulse. The logic threshold for SHDN is always referred to VCC / 2 (not to




Figure 3. Rail-to-Rail Input/Output Voltage Range




Figure 4. Power-Supply Rejection Ratio vs. Supply Voltage




Figure 5. Supply Current vs. Supply Voltage

Table 1. MAX4240/MAX4241 Characteristics with Typical Battery Systems

BATTERY TYPE	RECHARGEABLE	VFRESH (V)	VEND-OF-LIFE (V)	CAPACITY, AA SIZE (mA-h)	MAX4240/MAX4241 OPERATING TIME IN NORMAL MODE (Hours)	MAX4241 OPERATING TIME IN SHUTDOWN MODE (Hours)
Alkaline (2 Cells)	No	3.0	1.8	2000	200,000	2 x 10 <sup>6</sup>
Nickel- Cadmium (2 Cells)	Yes	2.4	1.8	750	75,000	0.75 x 10 <sup>6</sup>
Lithium-Ion (1 Cell)	Yes	3.5	2.7	1000	100,000	10 <sup>6</sup>
Nickel-Metal- Hydride (2 Cells)	Yes	2.4	1.8	1000	100,000	10 <sup>6</sup>




Figure 6. Shutdown Enable/Disable Output Voltage

GND). When using dual supplies, pull  $\overline{\text{SHDN}}$  to VEE to enter shutdown mode.

#### Load-Driving Capability

The MAX4240–MAX4244 are fully guaranteed over temperature and supply voltage to drive a maximum resistive load of 10k $\Omega$  to VCC / 2, although heavier loads can be driven in many applications. The rail-to-rail output stage of the amplifier can be modeled as a current source when driving the load toward VCC, and as a current sink when driving the load toward VEE. The magnitude of this current source/sink varies with supply voltage, ambient temperature, and lot-to-lot variations of the units.

Figures 7a and 7b show the typical current source and sink capability of the MAX4240–MAX4244 family as a function of supply voltage and ambient temperature. The contours on the graph depict the output current




Figure 7a. Output Source Current vs. Temperature




Figure 7b. Output Sink Current vs. Temperature

value, based on driving the output voltage to within 50mV, 100mV, and 200mV of either power-supply rail.

For example, a MAX4241 running from a single +1.8V supply, operating at  $T_A$  = +25°C, can source 240 $\mu$ A to within 100mV of V<sub>CC</sub> and is capable of driving a 7k $\Omega$  load resistor to V<sub>EE</sub>:

$$R_{L} = \frac{1.8V - 0.1V}{240\mu A} = 7k\Omega \text{ to } V_{EE}$$

The same application can drive a  $3.3k\Omega$  load resistor when terminated in V<sub>CC</sub> / 2 (+0.9V in this case).

#### **Driving Capacitive Loads**

The MAX4240–MAX4244 are unity-gain stable for loads up to 200pF (see Load Resistor vs. Capacitive Load graph in *Typical Operating Characteristics*). Applications that require greater capacitive drive capability should use an isolation resistor between the output and the capacitive load (Figure 8). Note that this alternative results in a loss of gain accuracy because RISO forms a voltage divider with the load resistor.

#### Power-Supply Bypassing and Layout

The MAX4240–MAX4244 family operates from either a single +1.8V to +5.5V supply or dual  $\pm0.9V$  to  $\pm2.75V$  supplies. For single-supply operation, bypass the power supply with a 100nF capacitor to VEE (in this case GND). For dual-supply operation, both the VCC

50 mV/div  $100 \mu s/div$   $R_{ISO} = NONE, R_L = 100 k\Omega, C_L = 700 pF$ 

Figure 8b. Pulse Response without Isolating Resistor

and VEE supplies should be bypassed to ground with separate 100nF capacitors.

Good PC board layout techniques optimize performance by decreasing the amount of stray capacitance at the op amp's inputs and output. To decrease stray capacitance, minimize trace lengths by placing external components as close as possible to the op amp. Surface-mount components are an excellent choice.




Figure 8a Using a Resistor to Isolate a Capacitive Load from the Op Amp




Figure 8c. Pulse Response with Isolating Resistor

## Using the MAX4240-MAX4244 as Comparators

Although optimized for use as operational amplifiers, the MAX4240–MAX4244 can also be used as rail-to-rail I/O comparators. Typical propagation delay depends on the input overdrive voltage, as shown in Figure 9. External hysteresis can be used to minimize the risk of output oscillation. The positive feedback circuit, shown in Figure 10, causes the input threshold to change when the output voltage changes state. The two thresholds create a hysteresis band that can be calculated by the following equations:

The MAX4240–MAX4244 contain special circuitry to boost internal drive currents to the amplifier output stage. This maximizes the output voltage range over which the amplifiers are linear. In an open-loop comparator application, the excursion of the output voltage is so close to the supply rails that the output stage transistors will saturate, causing the quiescent current to increase from the normal  $10\mu A.$  Typical quiescent currents increase to  $35\mu A$  for the output saturating at  $V_{CC}$  and  $28\mu A$  for the output at  $V_{EE}.$ 

## Using the MAX4240-MAX4244 as Ultra-Low-Power Current Monitors

The MAX4240–MAX4244 are ideal for applications powered from a 2-cell battery stack. Figure 11 shows an application circuit in which the MAX4240 is used for monitoring the current of a 2-cell battery stack. In this circuit, a current load is applied, and the voltage drop at the battery terminal is sensed.

The voltage on the load side of the battery stack is equal to the voltage at the emitter of Q1, due to the feedback loop containing the op amp. As the load current increases, the voltage drop across R1 and R2 increases. Thus, R2 provides a fraction of the load current (set by the ratio of R1 and R2) that flows into the emitter of the PNP transistor. Neglecting PNP base current, this current flows into R3, producing a ground-referenced voltage proportional to the load current. Scale R1 to give a voltage drop large enough in comparison to Vos of the op amp, in order to minimize errors.

The output voltage of the application can be calculated using the following equation:

$$VOUT = [ILOAD \times (R1 / R2)] \times R3$$

For a 1V output and a current load of 50mA, the choice of resistors can be R1 =  $2\Omega$ , R2 =  $100k\Omega$ , R3 =  $1M\Omega$ . The circuit consumes less power (but is more susceptible to noise) with higher values of R1, R2, and R3.




Figure 9. Propagation Delay vs. Input Overdrive




Figure 10. Hysteresis Comparator Circuit




Figure 11. Current Monitor for a 2-Cell Battery Stack

#### \_Chip Information

#### MAX4240/MAX4241

TRANSISTOR COUNT: 234

#### MAX4242/MAX4243


**TRANSISTOR COUNT: 466** 

#### **MAX4244**


**TRANSISTOR COUNT: 932** 

SUBSTRATE CONNECTED TO VEE

#### \_Pin Configurations (continued)




#### **Tape-and-Reel Information**



#### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



#### \_Revision History

Pages changed at Rev 3: 1, 8, 9, 16

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX4244ESD MAX4244ESD+ MAX4244ESD+T MAX4244ESD-T