

Table 2. ABSOLUTE MAXIMUM RATINGS

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC−Q100−002 (EIA/JESD22−A114)

ESD Machine Model tested per AEC−Q100−003 (EIA/JESD22−A115)

Table 3. OPERATING RANGES

3. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

Table 4. ELECTRICAL CHARACTERISTICS

(TA = TMIN to TMAX, VDD = 2.8 V to 5.75 V. All specifications for −40°C to +125°C, unless otherwise noted.)

Table [4.](#page-1-0) ELECTRICAL CHARACTERISTICS

 $(T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = 2.8$ V to 5.75 V. All specifications for -40° C to +125 $^{\circ}$ C, unless otherwise noted.)

4. Guaranteed by design, but not production tested.

Start Setup Time t₈ 0.6

5. Time for 10% or 90% of SDA to 10% of SCL.

6. Time from 10% of SDA to 90% of SCL.

SCL, SDA Rise Time the set of the s SCL, SDA Fall Time t10 300 ns Bus Free Time t11 1.3 -

Glitch Immunity the set of t_{12} and t_{12} for the set of the s T imeout tagamaan ah T_{Timeout} 25 and 25 and 35 ms

μs

 μ s

TYPICAL CHARACTERISTICS

Figure 6. TUE vs. Code **Figure 7. Local Temp Error vs. V**_{DD}

Figure 8. Serial Interface Timing

Theory of Operation

The NCT80 contains an on chip local temperature sensor, an 8 channel multiplexer, a 10 bit sigma−delta analog to digital converter and different internal registers in a single package. It has the capability to monitor 7 analog inputs AIN0−AIN6. The effective use of these analog inputs can be accomplished by connecting them to monitor different power supplies level present in any communication system. It also has two fan speed measurement inputs that can be configured either as fan failure signal or the tachometer signal. The fan inputs are digital signals with transition levels according to the fan tach pulse inputs in the electrical characteristics table. The signal conditioning circuitry is present on the chip to accommodate slow rise and fall times. The nominal fan speeds are programmable from 1100 to 8800 RPM (based on count of 153). Full scale fan counts are 255 (8bit counter) which represents a very slow or stopped fan.

The communication interface with the device is accomplished by an I2C interface that is compatible to both Standard Mode and Fast Mode operations. The standard and fast modes correspond to 100 kHz and 400 kHz. NCT80 also has a three address selection pins A0−A2 that facilitate the use of eight devices on a single bus.

Internal Registers

In this section the overview of important internal registers is presented. NCT80 contains 41 internal registers the details of whom can be seen in the register map section.

Configuration Register: This register can be accessed for control and configuration.

Interrupt Status Registers: There are two registers that provide the status of each interrupt alarm. Continuous reading of the status register can make the bits in the register toggle intermittently and momentarily clears the INT pin also.

Interrupt Mask Registers: These registers can be accessed for masking of individual interrupt sources, as well as separate masking for both hardware interrupt outputs.

Fan Divisor Output pin Configuration: This register can be accessed to configure fan reading modes and also the \overline{OS} and $\overline{\text{RST OUT}}$ pin configuration. Bits 0 to 5 of this register contain the divisor bits for the TACH1 and TACH2 inputs. Bits 6 and 7 control the function of the RST_OUT/OS output.

OS Configuration/Temperature Resolution Register: This register can be accessed to configure the \overline{OS} output pin and the temperature sensor resolution. The resolution can be configured either 9 bit or 12 bit. Bit 3 enables 12−bit temperature conversions. In 12−bit mode, bits 4 to 7 represent the four LSBs of the temperature measurement. In 9−bit mode, bit 4 represents the LSB of the temperature measurement.

Conversion Rate Register: This register can be accessed to control the conversion rate of the ADC.

Channel Add/Remove Register: This register can be accessed by the user to manually add or remove measurement channels from the ADC.

RAM Registers: The results for monitoring fan counts, temperature, voltages etc are all contained in it. It consists of 31 bytes with the first 10 bytes are the results and the next 20 bytes are the interrupt alarm limit registers. Limit values for analog measurements are stored in the appropriate limit registers. In the case of voltage measurements, high and low limits can be stored so that an interrupt request will be generated if the measured value goes above or below acceptable values. In the case of temperature, a Hot Temperature (high limit), and a Hot Temperature Hysteresis (low limit) can be programmed. The hysteresis value is usually a few degrees lower than the high limit. These limits allow the system to be shut down when the hot limit is exceeded and restarted automatically when the temperature has dropped below the hysteresis limit.

The last byte is the upper locations for manufacturer ID.

Application Details

Power−ON_RESET

When NCT80 is turned ON by applying power to V_{DD} pin it undergoes to a reset mode where most of the internal registers are reset. The Interrupt and RAM registers do not reset on power ON and their values are determined immediately after the reset process. The configuration register bit 7 has the same function as the power ON reset. This bit can be set to 1 to initiate the reset process which clears automatically afterwards.

Initiating Inputs Monitoring

The monitoring cycle of the NCT80 begins when a one is written to the Start bit (bit 0) and a zero to the INT_Clear bit (bit 3) of the Configuration Register. When the NCT80 monitoring sequence is started, it cycles sequentially

through the measurement of the 7 analog inputs. Each input is multiplexed separately into the NCT80's 10 bit ADC and stored in the appropriate value register. The on−chip temperature sensor is monitored through a 12 bit sigma delta ADC giving the temperature a resolution of 0.0625°C. At the same time the fan speed inputs are independently monitored. Once each conversion is completed the data is compared with programmed limits stored in the limit registers of RAM. It can then be read back over the serial bus.

The sequence of items that are monitored except for the temperature reading corresponds to locations in the RAM registers as follows:

1. Temperature

- 2. AIN0
- 3. AIN1
- 4. AIN2
- 5. AIN3
- 6. AIN4
- 7. AIN5
- 8. AIN6
- 9. TACH 1
- 10. TACH 2

Reading Results

The conversion results are stored in the value registers at addresses from 20h to 29h. These conversion results can be read at any time and correspond to the result of the last conversion. A typical sequence of events after NCT80 power−on is as follows:

- 1. Set alarm limits
- 2. Set interrupt masks
- 3. Start the NCT80 monitoring process

Analog Inputs

NCT80 has a 10−bit ADC which has an LSB value of 2.5 mV. The input has a full scale input range of 0 to 2.56 V. The analog inputs are often connected to power supplies whose values can be 2.5, 3.3, 5 or 12 V. This poses a requirement to attenuate the voltage inputs within the acceptable input range of the ADC.

Voltage divider can be used to attenuate the analog input voltages with in the desired range. For any applications a voltage divider with an output signal of 1.9 V to the analog inputs will be an appropriate selection. This selection will give a tolerance for upward excursion in the power supply of 25%.

The selection of resistors value can be simplified by first selecting the value of R_2 . The value of R_2 should be high enough to protect both inputs under overdrive conditions and must be low enough to avoid leakage current errors. A typical value for R₂ with in 10 kΩ–100 kΩ range will serve this purpose. The value of R1 then can be selected to provide 1.9 V at the AINx pins as follows:

$$
R_1 = \frac{\text{Supply} - 1.9}{1.9} \times R_2
$$

It is necessary to limit input currents to avoid the Absolute maximum rating value. Extra external resistors must be used to achieve this at any pin.

Temperature Measurement

Temperature data can be read from the Temperature Reading Register at 27h. Temperature limits can be read from and written to the Hot Temperature, Hot Temperature Hysteresis, OS Temperature, and OS Temperature Hysteresis Limit Registers. These registers have addresses from 38h to 3Bh respectively. The temperature data limit is represented by 8 bit, 9 bit and 12 bit two's complement word with an LSB equal to 1°C.

Table 6. 8 BIT TEMPERATURE DATA REPRESENTATION

Temperature	Binary Output	HEX Output
$+125^{\circ}$ C	0111 1101	7Dh
$+25^{\circ}$ C	0001 1001	19h
$+1^{\circ}C$	0000 0001	01h
$+0^{\circ}C$	0000 0000	00h
$-1^{\circ}C$	1111 1111	FFh
-25° C	1110 0111	E7h
-55° C	1100 1001	C _{9h}

Table 7. 9 BIT TEMPERATURE DATA REPRESENTATION

Table 8. 12 BIT TEMPERATURE DATA REPRESENTATION

When using a single−byte read, the eight MSBs of the temperature reading can be found in the Value RAM Register at 27h. The remainder of the temperature reading can be found in the OS_CONFIG_TEMP_RESOLUTION Register at address 06h, bits 4 to 7. In 9−bit format, bit 7 is the only valid bit. In addition, all nine or 12 bits can be read using a double−byte read at register address 27h.

Temperature Interrupts

There are four Value RAM Register limits for the temperature reading that affect the INT and OS outputs of the NCT80. These are the HOT_TEMP_HIGH_LIMIT (HTHL), HOT TEMP HYSTERESIS LIMIT (HTHT HYST), OS TEMP HIGH LIMIT (TOS) and OS TEMP HYSTERESIS_LIMIT (T_{OS}_HYST) having address from 38h−3Bh.

There are three interrupt modes of operation: Default Interrupt, One−Time Interrupt, and Comparator. The OS output of the NCT80 can be programmed for One−Time Interrupt mode and Comparator mode. INT can be programmed for Default Interrupt mode and One−Time Interrupt mode. These modes are explained in the following subsections.

Default Interrupt Mode

In Default Interrupt mode, exceeding HTHL causes an interrupt that remains active indefinitely until reset by reading Interrupt Status Register 1 at address 01h or cleared by the INT_Clear bit in the Configuration Register at address 00h, bit 3. When an interrupt event has occurred by exceeding HTHL, and is then reset, another interrupt occurs again when the next temperature conversion has completed. The interrupts continue to occur in this manner until the temperature falls below HTHL_HYST, at which time the interrupt output automatically clears.

One−Time Interrupt Mode

In One−Time Interrupt mode, exceeding HTHL causes an interrupt that remains active indefinitely until reset by reading Interrupt Status Register 1 or cleared by the INT Clear bit in the Configuration Register. When an interrupt event has occurred by exceeding HTHL, and is then reset, an interrupt does not occur again until the temperature falls below HTHL_HYST.

Comparator Mode

In Comparator mode, exceeding T_{OS} causes the OS output to go low (default) and remain low until the temperature falls below T_{OS} HYST. When the temperature falls below TOS_HYST, OS goes high.

Chassis Intrusion

A chassis intrusion input (pin 7) is provided to detect unauthorised tampering with the equipment.

RESET

A RESET input (pin 12) and RESET output (pin 13) is also provided. Pulling the input pin low will reset all the NCT80 internal registers to their default values. This pin must be pulled high in order for the user to be able to configure the device.

The RESET output is at least 10 ms.

ADC Converter

The analog inputs (AIN0−AIN6) are multiplexed into the on−chip successive approximation, analog−digital converter. This has a resolution of 10 bits. The basic input range is zero to 2.56 V.

When the ADC is running, it samples and converts an input every 728 ms, except for the internal temperature. This is converted using a sigma delta ADC.

Fan Monitoring Cycle Time

When a monitoring cycle is started, monitoring of the fan speed inputs begins at the same time as monitoring of the analog inputs. However, the two monitoring cycles are not synchronized in any way. The monitoring cycle time for the fan inputs is dependent on fan speed and is much slower than for the analog inputs. The monitoring cycle time depends on the fan speed and number of tach output pulses per revolution. Two complete periods of the fan tach output (three rising edges) are required for each fan measurement. Therefore, if the start of a fan measurement just misses a rising edge, the measurement can take almost three tach periods. In order to read a valid result from the fan value registers, the total monitoring time allowed after starting the monitoring cycle should, therefore, be three tach periods of TACH1 plus three tach periods of TACH2 at the lowest normal fan speed.

Fan Inputs

Pins 4 and 5 are fan speed inputs. Signal conditioning in the NCT80 accommodates the slow rise and fall times typical of fan tachometer outputs. The maximum input signal range is 0 to VCC. In the event that these inputs are supplied from fan outputs that exceed 0 V to 6.5 V, either resistive attenuation of the fan signal or diode clamping must be included to keep inputs within an acceptable range. Figure [10](#page-7-0) to Figure [13](#page-8-0) show circuits for most common fan tach outputs. If the fan tach output has a resistive pull−up to VCC it can be directly connected to the fan input, as shown in Figure [10](#page-7-0).

Figure 10. Fan with Tach. Pull−Up to +VCC

If the fan output has a resistive pull−up to 12 V (or other voltage greater than 6.5 V), the fan output can be clamped with a zener diode, as shown in Figure 11. The zener voltage should be chosen so it is greater than VIH but less than 6.5 V, allowing for the voltage tolerance of the zener. A value of between 3 V and 5 V is suitable.

Figure 11. Fan with Tach. Pull−Up to Voltage >6.5 V

If the fan has a strong pull–up (less than 1 k Ω) to 12 V, or a totem–pole output, then a series resistor can be added to limit the zener current, as shown in Figure 12. Alternatively, a resistive attenuator may be used, as shown in Figure [13.](#page-8-0) R1 and R2 should be chosen such that:

$$
2\,\mathsf{V} < \mathsf{V}_{pull-up} \times \frac{R_2}{\left(R_{pull-up}+R_1+R_2\right)} < 5\,\mathsf{V}
$$

The fan inputs have an input resistance of nominally 160 k Ω to ground, so this should be taken into account when calculating resistor values. With a pull−up voltage of 12 V and pull−up resistor less than 1 kΩ, suitable values for R1 and R2 would be $100 \text{ k}\Omega$

*CHOOSE ZD1 VOLTAGE APPROXIMATELY 0.8 DVCC

Figure 12. Fan with Strong Tach. Pull−Up to >VCC or Totem−Pole Output, Clamped with Zener and Resistor

Figure 13. Fan with Strong Tach. Pull−Up to >VCC or Totem−Pole Output, Attenuated with R1/R2

Fan Speed Measurement

The fan counter does not count the fan tach output pulses directly, because the fan speed may be less than 1000 rpm and it would take several seconds to accumulate a reasonably large and accurate count. Instead, the period of

the fan revolution is measured by gating an on−chip 22.5 kHz oscillator into the input of an 8−bit counter for two periods of the fan tach output, as shown in Figure 14; the accumulated count is actually proportional to the fan tach period and inversely proportional to the fan speed.

Figure 14. Fan Speed Measurement

The measurement begins on the rising edge of a fan tach pulse, and ends on the next−but−one rising edge. The fans are monitored sequentially, so if only one fan is monitored the monitoring time is the time taken after the Start Bit for it to produce two complete tach cycles or for the counter to reach full scale, whichever occurs sooner. If more than one fan is monitored, the monitoring time depends on the speed of the fans and the timing relationship of their tach pulses. This is illustrated in Figure 14. Once the fan speeds have been measured, they will be stored in the Fan Speed Value Registers and the most recent value can be read at any time. The measurements will be updated as long as the monitoring cycle continues. To accommodate fans of different speed and/or different numbers of output pulses per revolution, a prescaler (divisor) of 1, 2, 4, or 8 may be added before the counter. The default value is 2, which gives a count of 153 for a fan running at 4400 rpm producing two output pulses

per revolution. The count (stored in the TACH registers) is calculated by the equation:

Count =
$$
\frac{(22.5 \times 10^3 \times 60)}{(rpm \times Divisor)}
$$

 $22.5x10^3$ = oscillator frequency

Divisor = number of poles in the fan

Fan Limit Values

Fans in general will not over speed if run from the correct voltage, so the failure condition of interest is under speed due to electrical or mechanical failure. For this reason only, low−speed limits are programmed into the limit registers for the fans. It should be noted that, since fan period rather than speed is being measured, a fan failure interrupt will occur when the measurement *exceeds* the limit value.

Table 9. REGISTER MAP

CONFIGURATIONREGISTER

STATUSREGISTER1

STATUSREGISTER2

MASKREGISTER1

MASKREGISTER2

FAN_DIVISOR_OUTPUT_PIN_CONFIG

OS_CONFIG_TEMP_RESOLUTION

CONVERSION_RATE

CHANNEL_SELECT_REGISTER

CONVERSION_RATE_PROGRAMMING

IN0_READING

IN1_READING

IN2_READING

IN3_READING

IN4_READING

IN5_READING

IN6_READING

TEMP_READING

TACH1_READING

TACH2_READING

IN0_HIGH_LIMIT

IN0_LOW_LIMIT

IN1_HIGH_LIMIT

IN1_ LOW _LIMIT

IN2_HIGH_LIMIT

IN2_LOW_LIMIT

IN3_HIGH_LIMIT

IN3_LOW_LIMIT

IN4_HIGH_LIMIT

IN4_LOW_LIMIT

IN5_HIGH_LIMIT

IN5_LOW_LIMIT

IN6_HIGH_LIMIT

IN6_LOW_LIMIT

HOT_TEMP_HIGH_LIMIT

HOT_TEMP_HYSTERESIS_LIMIT

OS_TEMP_HIGH_LIMIT

OS_TEMP_HYSTERESIS_LIMIT

TACH1_COUNT_LIMIT

TACH2_COUNT_LIMIT

MANUFACTURERID

Serial Bus Interface

Control of the NCT80 is carried out via the $I²C$ bus. The NCT80 is connected to this bus as a slave device, under the control of a master device. The NCT80 has a 7−bit serial bus address. The upper 4 bits of the device address are 0101. The lower 3 bits are set by pins 22, 23 and 24. Table 10 shows the 7−bit address for each of the pin states. The address pins are sampled continuously, so any changes made while power is on will result in the device address changing.

Table 10. I2C ADDRESS OPTIONS

The serial bus protocol operates as follows:

- 1. The master initiates data transfer by establishing a START condition, defined as a high−to−low transition on the serial data line SDA while the serial clock line, SCL, remains high. This indicates that an address/data stream will follow. All slave peripherals connected to the serial bus respond to the START condition, and shift in the next eight bits, consisting of a 7−bit address (MSB first) plus an R/W bit, which determines the direction of the data transfer, i.e., whether data will be written to or read from the slave device. The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the Acknowledge Bit. All other devices on the bus now remain idle while the selected device waits for data to be read from or written to it. If the R/W bit is a 0, the master will write to the slave device. If the R/W bit is a 1, the master will read from the slave device.
- 2. Data is sent over the serial bus in sequences of nine clock pulses, eight bits of data followed by an Acknowledge Bit from the slave device. Transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, as a low−to−high transition when the clock is high may be interpreted as a STOP signal. The number of data bytes that can be transmitted over the serial bus in a single READ or WRITE operation is limited only by what the master and slave devices can handle.

3. When all data bytes have been read or written, stop conditions are established. In WRITE mode, the master will pull the data line high during the 10th clock pulse to assert a STOP condition. In READ mode, the master device will override the acknowledge bit by pulling the data line high during the low period before the ninth clock pulse. This is known as No Acknowledge. The master will then take the data line low during the low period before the tenth clock pulse, then high during the tenth clock pulse to assert a STOP condition.

Any number of bytes of data may be transferred over the serial bus in one operation, but it is not possible to mix read and write in one operation because the type of operation is determined at the beginning and cannot subsequently be changed without starting a new operation. In the case of the NCT80, write operations contain either one or two bytes, and read operations contain one byte and perform the following functions. To write data to one of the device data registers or read data from it, the Address Pointer Register must be set so that the correct data register is addressed, and then data can be written into that register or read from it. The first byte of a write operation always contains an address that is stored in the Address Pointer Register. If data is to be written to the device, the write operation contains a second data byte that is written to the register selected by the address pointer register. This is illustrated in Figure [20.](#page-24-0) The device address is sent over the bus followed by R/W set to 0. This is followed by two data bytes. The first data byte is the address of the internal data register to be written to, which is stored in the Address Pointer Register. The second data byte is the data to be written to the internal data register.

When reading data from a register there are two possibilities:

- 1. If the NCT80's Address Pointer Register value is unknown or not the desired value, it is first necessary to set it to the correct value before data can be read from the desired data register. This is done by performing a write to the NCT80 as before, but only the data byte containing the register address is sent, as data is not to be written to the register. This is shown in Figure [16](#page-24-0). A read operation is then performed consisting of the serial bus address, R/W bit set to 1, followed by the data byte read from the data register. This is shown in Figure [18.](#page-24-0)
- 2. If the Address Pointer Register is known to be already at the desired address, data can be read from the corresponding data register without first writing to the Address Pointer Register, so Figure [16](#page-24-0) can be omitted.

To read from a register it is necessary to first write the register address to the address pointer. The Byte Write protocol is used for this.

Figure 20. Writing a Byte to a Specified Address

ON Semiconductor is licensed by Philips Corporation to carry the I²C Bus Protocol.

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
- 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.
- DAMBAR PROTRUSION SHALL BE 0.08 MAX AT MMC. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. 4. DIMENSION D DOES NOT INCLUDE MOLD FLASH,
- PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION D IS DETERMINED AT DATUM PLANE H.
- 5. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE. DIMENSION E1 IS DETERMINED AT DATUM PLANE H.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- **MILLIMETERS** A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEAT-ING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

 $\overline{}$

GENERIC MARKING DIAGRAM*

- $=$ Year
- W = Work Week
- G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking.

 $0.65 \rightarrow$ PITCH

DIMENSIONS: MILLIMETERS

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.
A listing of **onsemi**'s product/pate of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT North American Technical Support:

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[onsemi](https://www.mouser.com/): [NCT80DBR2G](https://www.mouser.com/access/?pn=NCT80DBR2G)