### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +4V
SCLK, CS, OE, CH1/CH2, UNI/BIP,
DOUT to GND0.3V to (V <sub>DD</sub> + 0.3V)
AIN+, AIN-, AIN1, AIN2, REF to GND0.3V to (V <sub>DD</sub> + 0.3V)
Maximum Current into Any Pin±50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
10-Pin TDFN (derate 18.5mW/°C above +70°C)1481.5mW

Operating Temperature Ranges	
MAX139_E	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +1.5V \text{ to } +3.6V, V_{REF} = V_{DD}, C_{REF} = 0.1 \mu\text{F}, f_{SCLK} = 5 \text{MHz}, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_{A} = +25^{\circ}\text{C.}$ ) (Note 1)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 2)	-			'			
Resolution				8			Bits
Integral Nonlinearity	INL					±0.2	LSB
Differential Nonlinearity	DNL	No missing code overt	emperature			±0.2	LSB
Offset Error						±0.15	LSB
Gain Error		Offset nulled				±0.15	LSB
Total Unadjusted Error	TUE					±0.25	LSB
Offset-Error Temperature Coefficient					±25		mLSB/°C
Gain-Error Temperature Coefficient					±0.06		mLSB/°C
Channel-to-Channel Offset Matching		MAX1394 only			±0.05		LSB
Channel-to-Channel Gain Matching		MAX1394 only			±0.05		LSB
Input Common-Mode Rejection	CMR	$V_{CM} = 0$ to $V_{DD}$ , MAX1	391 only		±0.1		mV/V
DYNAMIC SPECIFICATIONS (No	ote 3)			•			•
Signal-to-Noise Plus Distortion	SINAD			49			dB
Signal-to-Noise Ratio	SNR			49			dB
Total Harmonic Distortion	THD					-65	dBc
Spurious-Free Dynamic Range	SFDR					-66	dBc
Intermodulation Distortion	IMD	f <sub>IN1</sub> = 98kHz at -6.5dB f <sub>IN2</sub> = 102kHz at -6.5dl			-73		dB
Channel-to-Channel Crosstalk		MAX1394 only			-70		dB
Full-Power Bandwidth		-3dB point			4		MHz
Full Lineau Danielo delle		CINIA D. 40-ID	MAX1391		200		1.1.1-
Full-Linear Bandwidth		SINAD > 48dB MAX1394			150		kHz
CONVERSION RATE							
Conversion Time	t <sub>CONV</sub>	9 clock cycles per con	version	1.8			μs

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +1.5V \text{ to } +3.6V, V_{REF} = V_{DD}, C_{REF} = 0.1\mu\text{F}, f_{SCLK} = 5\text{MHz}, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Throughput Rate		12 clocks per conversion, includes power- up acquisiton and conversion time			416	ksps
Power-Up and Acquisition Time	tACQ	Three SCLK cycles	600			ns
Aperture Delay	t <sub>AD</sub>			8		ns
Aperture Jitter	t <sub>AJ</sub>			30		ps
Serial-Clock Frequency	fCLK		0.1		5.0	MHz
ANALOG INPUTS (AIN+, AIN-, A	IN1, AIN2)					
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Unipolar	0		V <sub>REF</sub>	
Input Voltage Range	VIN	Bipolar, MAX1391 only, (AIN+ - AIN-)	-V <sub>REF</sub> /2		+V <sub>REF</sub> /2	V
Common-Mode Input Voltage Range	V <sub>CM</sub>	Bipolar, MAX1391 only, [(AIN+) + (AIN-)] / 2	0		$V_{DD}$	V
Input Leakage Current		Channel not selected, or conversion stopped, or in shutdown mode			±1.5	μΑ
Input Capacitance				16		рF
REFERENCE INPUT (REF)			•		·	
REF Input Voltage Range	V <sub>REF</sub>		0.6		V <sub>DD</sub> + 0.05	V
REF Input Capacitance				24		рF
REF DC Leakage Current				0.025	±2.5	μΑ
REF Input Dynamic Current		416ksps		20	60	μΑ
DIGITAL INPUTS (SCLK, CS, OE	, CH1/CH2, U	INI/BIP)	•			•
Input-Voltage Low	V <sub>IL</sub>				0.3 x V <sub>DD</sub>	V
Input-Voltage High	V <sub>IH</sub>		0.7 x V <sub>DD</sub>			V
Input Hysteresis				0.06 x V <sub>DD</sub>		V
Input Leakage Current	I <sub>IL</sub>	Inputs at GND or VDD			±1	μΑ
	0	CS, OE		1		F
Input Capacitance	C <sub>IN</sub>	CH1/CH2, UNI/BIP		12.5		рF
DIGITAL OUTPUT (DOUT)	•		•			
Output-Voltage Low	V <sub>OL</sub>	ISINK = 2mA			0.1 x V <sub>DD</sub>	V
Output-Voltage High	VoH	ISOURCE = 2mA	0.9 x V <sub>DD</sub>			V
Tri-State Leakage Current	ILT	OE = V <sub>DD</sub>			±1	μΑ
Tri-State Output Capacitance	Cout	OE = V <sub>DD</sub>	İ	10		pF
POWER SUPPLY						
Positive Supply Voltage	V <sub>DD</sub>		1.5		3.6	V

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +1.5V \text{ to } +3.6V, V_{REF} = V_{DD}, C_{REF} = 0.1\mu\text{F}, f_{SCLK} = 5\text{MHz}, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Positive Supply Current (Note 4)		fo. A A DI 5 — 100kopo	$V_{DD} = 1.6V$		125	150	
		fsample = 100ksps	$V_{DD} = 3V$		150	200	
		I fsample = 416ksps	$V_{DD} = 1.6V$		520	600	μA
			$V_{DD} = 3V$		710	800	μΑ
		Power-down mode (Note 5)			5	10	
		Power-down mode (Note 6)			0.2	±2.5	
Power-Supply Rejection	PSR	V <sub>DD</sub> = 1.6V to 3.6V, full-scale input (Note 7)			±150	±1000	μV/V

### **TIMING CHARACTERISTICS**

 $(V_{DD} = +1.5V \text{ to } +3.6V, V_{REF} = V_{DD}, C_{REF} = 0.1\mu\text{F}, f_{SCLK} = 5\text{MHz}, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C.})$  (Figure 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Clock Period	tCP		200		10,000	ns
SCLK Pulse-Width High	tch		90			ns
SCLK Pulse-Width Low	tCL		90			ns
CS Fall to SCLK Rise Setup	tcss		80			ns
SCLK Rise to CS Fall Ignore	tcso		0			ns
SCLK Fall to DOUT Valid	tDOV	C <sub>LOAD</sub> = 0 to 30pF	10		80	ns
OE Rise to DOUT Disable	tDOD			6	20	ns
OE Fall to DOUT Enable	t <sub>DOE</sub>			9	20	ns
CS Pulse-Width High and Low	tcsw		80			ns
OE Pulse-Width High and Low	toew		80			ns
CH1/CH2 Setup Time (to the First SCLK)	tCHS	MAX1394 only	10			ns
CH1/CH2 Hold Time (to the First SCLK)	tСНН	MAX1394 only	0			ns
UNI/BIP Setup Time (to the First SCLK)	tubs	MAX1391 only	10			ns
UNI/BIP Hold Time (to the First SCLK)	tubh	MAX1391 only	0			ns

Note 1: Devices are production tested at room and +85°C. Specification to -40°C are guaranteed by design.

**Note 2:**  $V_{DD} = 1.6V$ ,  $V_{REF} = 1.6V$ , and  $V_{AIN} = 1.6V$ .

 $\textbf{Note 3: } V_{DD} = 1.6V, V_{REF} = 1.6V, V_{AIN} = 1.6V_{P-P}, f_{SCLK} = 5MHz, f_{SAMPLE} = 416ksps, and f_{IN} (sine wave) = 100kHz.$ 

Note 4: All digital inputs swing between VDD and GND. VREF = VDD, fIN = 100kHz sine wave, VAIN = VREFP-P, CLOAD = 30pF on DOUT.

**Note 5:**  $\overline{CS} = V_{DD}$ ,  $\overline{OE} = UNI/\overline{BIP} = \overline{CH1}/CH2 = V_{DD}$  or GND, SCLK is active.

Note 6:  $\overline{CS} = V_{DD}$ ,  $\overline{OE} = UNI/\overline{BIP} = \overline{CH1}/CH2 = V_{DD}$  or GND, SCLK is inactive.

Note 7: Change in VAIN at code boundary 254.5.




Figure 1. Detailed Serial-Interface Timing Diagram





Figure 2. Load Circuits for Enable/Disable Times

## Typical Operating Characteristics

 $(V_{DD} = +1.6V, V_{REF} = +1.6V, C_{REF} = 0.1\mu F, C_L = 30 pF, f_{SCLK} = 5 MHz. T_A = +25 °C, unless otherwise noted.)$ 




SUPPLY VOLTAGE (V)

TEMPERATURE (°C)

REFERENCE VOLTAGE (V)

### Typical Operating Characteristics (continued)

 $(V_{DD} = +1.6V, V_{RFF} = +1.6V, C_{RFF} = 0.1\mu F, C_{L} = 30pF, f_{SCLK} = 5MHz. T_{A} = +25^{\circ}C, unless otherwise noted.)$ 



### **Pin Description**

P	IN	NAME	FUNCTION
MAX1391	MAX1394	NAME	FUNCTION
1	1	V <sub>DD</sub>	Positive Supply Voltage. Connect $V_{DD}$ to a 1.6V to 3.6V power supply. Bypass $V_{DD}$ to GND with a 0.1 $\mu$ F capacitor as close as possible to the device.
2	_	AIN-	Negative Analog Input
_	2	AIN2	Analog Input Channel 2
3	_	AIN+	Positive Analog Input
_	3	AIN1	Analog Input Channel 1
4	4	GND	Ground
5	5	REF	External Reference Voltage Input. $V_{REF} = 0.6V$ to $(V_{DD} + 0.05V)$ . Bypass REF to GND with a 0.1 $\mu$ F capacitor as close as possible to the device.
6	_	UNI/BIP	Input-Mode Select. Drive UNI/BIP high to select unipolar input mode. Pull UNI/BIP low to select bipolar input mode. In unipolar mode, the output data is in straight binary format. In bipolar mode, the output data is in two's complement format.
_	6	CH1/CH2	Channel-Select Input. Pull CH1/CH2 low to select channel 1. Drive CH1/CH2 high to select channel 2.
7	7	ŌĒ	Active-Low Output Enable. Pull $\overline{OE}$ low to enable DOUT. Drive $\overline{OE}$ high to disable DOUT. Connect to $\overline{CS}$ to interface with SPI, QSPI, and MICROWIRE devices or set low to interface with DSP devices.
8	8	CS	Active-Low Chip-Select Input. A falling edge on $\overline{\text{CS}}$ initiates power-up and acquisition.
9	9	DOUT	Serial-Data Output. DOUT changes state on the falling edge of SCLK. DOUT is high impedance when $\overline{\text{OE}}$ is high.
10	10	SCLK	Serial-Clock Input. SCLK drives the conversion process and clocks data out. Acquisition ends on the 3rd falling edge after the $\overline{\text{CS}}$ falling edge. The LSB is clocked out on the SCLK 11th falling edge and the device enters AutoShutdown mode (see Figures 8, 9, and 10).
		EP	Exposed Pad. Not internally connected. Connect the exposed pad to GND or leave floating.

## **Detailed Description**

The MAX1391/MAX1394 use an input track and hold (T/H) circuit along with a SAR to convert an analog input signal to a serial 8-bit digital output data stream. The serial interface provides easy interfacing to microprocessors and DSPs. Figure 3 shows the simplified functional diagram for the MAX1391 (1 channel, true differential) and the MAX1394 (2 channels, single ended).

#### True-Differential Analog Input T/H

The equivalent input circuit of Figure 4 shows the MAX1391/MAX1394 input architecture that is composed of a T/H, a comparator, and a switched-capacitor DAC. The T/H enters its tracking mode on the falling edge of CS (while OE is held low). The positive input capacitor is connected to AIN+ (MAX1391), or to AIN1 or AIN2 (MAX1394). The negative input capacitor is connected to AIN- (MAX1391) or GND (MAX1394). The T/H enters its hold mode on the 3rd falling edge of SCLK and the dif-




Figure 3. Simplified Functional Diagram

3 \_\_\_\_\_\_*NIXIM* 

ference between the sampled positive and negative input voltages is converted. The time required for the T/H to acquire an input signal is determined by how quickly its input capacitance is charged. The required acquisition time lengthens as the input signal's source impedance increases. The acquisition time, tACQ, is the minimum time needed for the signal to be acquired. It is calculated by the following equation:

tacq ≥ 5.6 x (Rsource + Rin) x Cin + tpu

where

RSOURCE is the source impedance of the input signal.

 $R_{\mbox{\footnotesize{IN}}} = 500 \Omega$ , which is the equivalent differential analog input resistance.

 $C_{\mbox{\scriptsize IN}}$  = 16pF, which is the equivalent differential analog input capacitance.

tpij = 400ns.

**Note:**  $t_{ACQ}$  is never less than 600ns and any source impedance below  $400\Omega$  does not significantly affect the ADC's AC performance.




Figure 4. Equivalent Input Circuit

### **Analog Input Bandwidth**

The ADC's input-tracking circuitry has a 4MHz full-power bandwidth, making it possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques.

Use anti-alias filtering to avoid high-frequency signals being aliased into the frequency band of interest.

### **Analog Input Range and Protection**

The MAX1391/MAX1394 produce a digital output that corresponds to the analog input voltage as long as the analog inputs are within their specified range. When operating the MAX1391 in unipolar mode (UNI/ $\overline{\text{BIP}}$  = 1), the specified differential analog input range is from 0 to VREF. When operating in bipolar mode (UNI/ $\overline{\text{BIP}}$  = 0), the differential analog input range is from -VREF/2 to +VREF/2 with a common-mode range of 0 to VDD. The MAX1394 has an input range from 0 to VREF.

Internal protection diodes confine the analog input voltage within the region of the analog power input rails ( $V_{DD}$ , GND) and allow the analog input voltage to swing from GND - 0.3V to  $V_{DD}$  + 0.3V without damage. Input voltages beyond GND - 0.3V and  $V_{DD}$  + 0.3V forward bias the internal protection diodes. In this situation, limit the forward diode current to less than 50mA to avoid damage to the MAX1391/MAX1394.

#### **Output Data Format**

Figures 8, 9, and 10 illustrate the conversion timing for the MAX1391/MAX1394. Twelve SCLK cycles are required to read the conversion result and data on DOUT transitions on the falling edge of SCLK. The conversion result contains 4 zeros, followed by 8 data bits with the data in MSB-first format. For the MAX1391, data is straight binary for unipolar mode and two's complement for bipolar mode. For the MAX1394, data is always straight binary.

#### **Transfer Function**

Figure 5 shows the unipolar transfer function for the MAX1391/MAX1394. Figure 6 shows the bipolar transfer function for the MAX1391. Code transitions occur halfway between successive-integer LSB values.




Figure 5. Unipolar Transfer Function

## **Applications Information**

### Starting a Conversion

A falling edge on  $\overline{CS}$  initiates the power-up sequence and begins acquiring the analog input as long as  $\overline{OE}$  is also asserted low. On the 3rd SCLK falling edge, the analog input is held for conversion. The most significant bit (MSB) decision is made and clocked onto DOUT on the 4th SCLK falling edge. Valid DOUT data is available to be clocked into the master (microcontroller ( $\mu$ C)) on the following SCLK rising edge. The rest of the bits are decided and clocked out to DOUT on each successive SCLK falling edge. See Figures 8 and 9 for conversion timing diagrams.

Once a conversion has been initiated,  $\overline{\text{CS}}$  can go high at any time. Further falling edges of  $\overline{\text{CS}}$  do not reinitiate an acquisition cycle until the current conversion completes. Once a conversion completes, the first falling edge of  $\overline{\text{CS}}$  begins another acquisition/conversion cycle.




Figure 6. Bipolar Transfer Function

# Selecting Unipolar or Bipolar Mode (MAX1391 Only)

Drive UNI/BIP high to select unipolar mode or pull UNI/BIP low to select bipolar mode. UNI/BIP can be connected to V<sub>DD</sub> for logic-high, to GND for logic-low, or actively driven. UNI/BIP needs to be stable for t<sub>UBS</sub> prior to the first rising edge of SCLK after the CS falling edge (see Figure 1) for a valid conversion result when being actively driven.

# Selecting Analog Input AIN1 or AIN2 (MAX1394 Only)

Pull CH1/CH2 low to select AIN1 or drive CH1/CH2 high to select AIN2 for conversion. CH1/CH2 can be connected to VDD for logic-high, to GND for logic-low, or actively driven. CH1/CH2 needs to be stable for t<sub>CHS</sub> prior to the first rising edge of SCLK after the CS falling edge (see Figure 1) for a valid conversion result when being actively driven.

#### **AutoShutdown Mode**

The ADC automatically powers down on the SCLK falling edge that clocks out the LSB. This is the falling edge after the 11th SCLK. DOUT goes low when the LSB has been clocked into the master ( $\mu$ C) on the 16th rising SCLK edge.

Alternatively, drive  $\overline{OE}$  high to force the MAX1391/MAX1394 into power-down. Whenever  $\overline{OE}$  goes high, the ADC powers down and disables DOUT regardless of  $\overline{CS}$ , SCLK, or the state of the ADC. DOUT enters a high-impedance state after tDOD.

#### **External Reference**

The MAX1391/MAX1394 use an external reference between 0.6V and ( $V_{DD}$  + 50mV). Bypass REF with a




Figure 7. Common Serial-Interface Connections to the MAX1391/MAX1394

0.1µF capacitor to GND for best performance (see the *Typical Operating Circuit*).

#### Serial Interface

The MAX1391/MAX1394 serial interface is fully compatible with SPI, QSPI, and MICROWIRE (see Figure 7). If a serial interface is available, set the  $\mu$ C's serial interface in master mode so the  $\mu$ C generates the serial clock. Choose a clock frequency between 100kHz and 5MHz.  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  can be connected together and driven simultaneously.  $\overline{\text{OE}}$  can also be connected to GND if the DOUT bus is not shared and driven independently.

#### SPI and MICROWIRE

When using SPI or MICROWIRE, make the µC the bus master and set CPOL = 0 and CPHA = 0 or CPOL = 1 and CPHA = 1. (These are the bits in the SPI or MICROWIRE control register.) Two consecutive 1-byte reads are required to get the entire 8-bit result from the ADC. The MAX1391/MAX1394 shut down after clocking out the LSB. DOUT then becomes high impedance. DOUT transitions on SCLK's falling edge and is clocked into the µC on the SCLK's rising edge. See Figure 7 for connections and Figures 8 and 9 for timing diagrams. The conversion result contains 4 zeros, followed by the 8 data bits with the data in MSB-first format. When using CPOL = 0 and CPHA = 0 or CPOL = 1 and CPHA = 1. the MSB of the data is clocked into the μC on the SCLK's fifth rising edge. To be compatible with SPI and MICROWIRE, connect CS and OE together and drive simultaneously.

#### **QSPI**

Unlike SPI, which requires two 1-byte reads to acquire the 8 bits of data from the ADC, QSPI allows the minimum number of clock cycles necessary to clock in the data. The MAX1391/MAX1394 require a minimum of 12 clock cycles from the  $\mu$ C to clock out the 8 bits of data. See Figure 7 for connections and Figures 8 and 9 for timing diagrams. The conversion result contains 4 zeros, followed by the 8 data bits with the data in MSB-first format. The MAX1391/MAX1394 shut down after clocking out the LSB. DOUT then becomes high impedance. When using CPOL = 0 and CPHA = 0 or CPOL = 1 and CPHA = 1, the MSB of the data is clocked into the  $\mu$ C on the SCLK's fifth rising edge. To be compatible with QSPI, connect  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  together and drive simultaneously.

#### **DSP** Interface

Figure 10 shows the timing for DSP operation. Figure 11 shows the connections between the MAX1391/MAX1394 and several common DSPs.




Figure 8. Serial-Interface Timing for SPI/QSPI (CPOL = CPHA = 1) and MICROWIRE (G6 = 0, G5 = 1)




Figure 9. Serial-Interface Timing for SPI/QSPI (CPOL = CPHA = 0) and MICROWIRE (G6 = 0, G5 = 0)




Figure 10. DSP Serial-Timing Diagram

As shown in Figure 11, drive the MAX1391/MAX1394 chip-select input (CS) with the DSP's frame-sync signal. OE may be connected to GND or driven independently. For continuous conversion operation, keep OE low and make the CS falling edge coincident with the 16th falling edge of the SCLK.

### Unregulated Two-Cell or Single Lithium LiMnO<sub>2</sub> Cell Operation

Low operating voltage (1.5V to 3.6V) and ultra-low-power consumption make the MAX1391/MAX1394 ideal for low cost, unregulated, battery-powered applications without the need for a DC-DC converter. Power the MAX1391/MAX1394 directly from two alkaline/NiMH/NiCd cells in series or a single lithium coin cell as shown in the *Typical Operating Circuit*.

Fresh alkaline cells have a voltage of approximately 1.5V per cell (3V with 2 cells in series) and approach end of life at 0.8V (1.6V with 2 cells in series). A typical 2 x AA alkaline discharge curve is shown in Figure 12a. A typical CR2032 lithium (LiMnO<sub>2</sub>) coin cell discharge curve is shown in Figure 12b.

### Layout, Grounding, and Bypassing

For best performance, use PCBs. Board layout must ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another, or digital lines underneath the ADC package.

Figure 13 shows the recommended system ground connections. Establish a single-point analog ground (star ground point) at the MAX1391/MAX1394s' GND pin or use the ground plane.

High-frequency noise in the power supply (V<sub>DD</sub>) degrades the ADC's performance. Bypass V<sub>DD</sub> to GND with a 0.1 $\mu$ F capacitor as close to the device as possible. Minimize capacitor lead lengths for best supply noise rejection. To reduce the effects of supply noise, a 10 $\Omega$  resistor can be connected as a lowpass filter to attenuate supply noise.

#### **Exposed Pad**

The MAX1391/MAX1394 TDFN package has an exposed pad on the bottom of the package. This pad is not internally connected. Connect the exposed pad to the GND pin on the MAX1391/MAX1394 or leave floating for proper electrical performance.

#### **Definitions**

### **Integral Nonlinearity (INL)**

INL is the deviation of the values on an actual transfer function from a straight line. For the MAX1391/MAX1394, this straight line is between the end points of the transfer function once offset and gain errors have been nullified. INL deviations are measured at every step and the worst-case deviation is reported in the *Electrical Characteristics* section.




Figure 11. Common DSP Connections to the MAX1391/MAX1394

#### **Differential Nonlinearity (DNL)**

DNL is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification less than ±1 LSB guarantees no missing codes and a monotonic transfer function. For the MAX1391/MAX1394, DNL deviations are measured at every step and the worst-case deviation is reported in the *Electrical Characteristics* section.




Figure 12a. Typical 2 x AA Discharge Curve at 100ksps




Figure 12b. Typical CR2032 Discharge Curve at 100ksps

### Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus the RMS distortion. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics (HD2–HD6), and the DC offset. RMS distortion includes the first five harmonics (HD2–HD6).

$$SINAD = 20 \times log \left( \frac{SIGNAL_{RMS}}{\sqrt{NOISE_{RMS}}^2 + DISTORTION_{RMS}}^2} \right)$$

4 \_\_\_\_\_\_ **/\!/\X\/\** 




Figure 13. Power-Supply Grounding Connections

### Signal-to-Noise Ratio (SNR)

SNR is a dynamic figure of merit that indicates the converter's noise performance. For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$$SNR_{dB[max]} = 6.02_{dB} \times N + 1.76_{dB}$$

In reality, there are other noise sources such as thermal noise, reference noise, and clock jitter that also degrade SNR. SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics, and the DC offset.

### Total Harmonic Distortion (THD)

THD is a dynamic figure of merit that indicates how much harmonic distortion the converter adds to the signal.

THD is the ratio of the RMS sum of the first five harmonics of the fundamental signal to the fundamental itself. This is expressed as:

THD = 
$$20 \times \log \left( \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1} \right)$$

where  $V_1$  is the fundamental amplitude, and  $V_2$  through  $V_6$  are the amplitudes of the 2nd- through 6th-order harmonics.

### Spurious-Free Dynamic Range (SFDR)

SFDR is a dynamic figure of merit that indicates the lowest usable input signal amplitude. SFDR is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest spurious component, excluding DC offset. SFDR is specified in decibels relative to the carrier (dBc).

#### Intermodulation Distortion (IMD)

IMD is the ratio of the RMS sum of the intermodulation products to the RMS sum of the two fundamental input tones. This is expressed as:

$$IMD = 20 \times log \left( \frac{\sqrt{V_{1M1}^2 + V_{1M2}^2 + \dots + V_{1M3}^2 + V_{1MN}^2}}{\sqrt{V_1^2 + V_2^2}} \right)$$

The fundamental input tone amplitudes ( $V_1$  and  $V_2$ ) are at -6.5dBFS. 14 intermodulation products ( $V_{IM}$ ) are used in the MAX1391/MAX1394 IMD calculation. The intermodulation products are the amplitudes of the output spectrum at the following frequencies, where  $f_{IN1}$  and  $f_{IN2}$  are the fundamental input tone frequencies:

- 2nd-order intermodulation products: fIN1 + fIN2, fIN2 - fIN1
- 3rd-order intermodulation products:
  2 x f<sub>IN1</sub> f<sub>IN2</sub>, 2 x f<sub>IN2</sub> f<sub>IN1</sub>, 2 x f<sub>IN1</sub> + f<sub>IN2</sub>, 2 x f<sub>IN2</sub> + f<sub>IN1</sub>
- 4th-order intermodulation products:
  3 x f<sub>IN1</sub> f<sub>IN2</sub>, 3 x f<sub>IN2</sub> f<sub>IN1</sub>, 3 x f<sub>IN1</sub> + f<sub>IN2</sub>, 3 x f<sub>IN2</sub> + f<sub>IN1</sub>
- 5th-order intermodulation products:
  3 x f<sub>IN1</sub> 2 x f<sub>IN2</sub>, 3 x f<sub>IN2</sub> 2 x f<sub>IN1</sub>, 3 x f<sub>IN1</sub> + 2 x f<sub>IN2</sub>,
  3 x f<sub>IN2</sub> + 2 x f<sub>IN1</sub>

#### Channel-to-Channel Crosstalk

Channel-to-channel crosstalk indicates how well each analog input is isolated from the others. The channel-to-channel crosstalk for the MAX1394 is measured by applying DC to channel 2 while a sine wave is applied to channel 1. An FFT is taken for channels 1 and 2, and the difference (in dB) is reported as the channel-to-channel crosstalk.

#### Aperture Delay

The MAX1391/MAX1394 sample data on the falling edge of its third SCLK cycle (Figure 14). In actuality, there is a small delay between the falling edge of the sampling clock and the actual sampling instant. Aperture delay ( $t_{AD}$ ) is the time defined between the

falling edge of the sampling clock and the instant when an actual sample is taken.

### **Aperture Jitter**

Aperture jitter (t<sub>AJ</sub>) is the sample-to-sample variation in the aperture delay (Figure 14).

**DC Power-Supply Rejection Ratio (PSRR)** DC PSRR is defined as the change in the positive full-scale transfer function point caused by a full range variation in the analog power-supply voltage (V<sub>DD</sub>).

**Chip Information** 

TRANSISTOR COUNT: 9106 PROCESS: BICMOS






Figure 14. T/H Aperture Timing

### Typical Operating Circuit



## **Pin Configurations**



## \_Package Information

For the latest package outline information and land patterns, go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
10 TDFN-EP	T1033+1	<u>21-0137</u>

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	11/06	Initial release.	_
1	10/09	Removed the military grade packages from the <i>General Description</i> section, Ordering Information table, and Absolute Maximum Ratings section.	1, 2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX1394ETB+T MAX1391ETB+T MAX1394ETB+