#### **ABSOLUTE MAXIMUM RATINGS**

Power-Supply Voltage (V <sub>DD</sub> to V <sub>SS</sub> )	0.3V to +6.0V
Analog Input Voltage (IN_+, IN)(VS	s - 0.3V) to (V <sub>DD</sub> + 0.3V)
SHDN Input Voltage	(V <sub>SS</sub> - 0.3V) to +6.0V
Output Short-Circuit Duration to Either S	SupplyContinuous
Continuous Input Current (IN+, IN-)	±10mA
Continuous Power Dissipation ( $T_A = +7$	0°C)
6 Din COT22 (dorate 0 1m/M/@C abov	$(0, 70^{\circ})$ $707^{\circ}$

6-Pin SC	DT23 (dera	te 9.1mW/°C	; above	+70°C)	727mW
6-Pin TE	DFN (derate	e 18.2mW/°C	above	70°C)	1454mW
O Din ul	IAV (dorot	- 1 Em\N//°C	abova		260m\//

8-Pin SO (derate 5.88mW/°C above +70°C)
14-Pin SO (derate 8.33mW/°C above +70°C)
14-Pin TSSOP (derate 9.1mW/°C above +70°C)
Operating Temperature Range40°C to +125°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°C
Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

(VDD = +5V, VSS = 0V, VCM = 0V, VOUT = VDD/2, RL tied to VDD/2, SHDN = VDD, TA = -40°C to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Notes 1, 2)

PARAMETER	SYMBOL	co	NDITIO	NS	MIN	ТҮР	MAX	UNITS
Supply Voltage Range	V <sub>DD</sub>	(Note 3)			2.7		5.5	V
Quiescent Querely Querent Per		Normal mode		$V_{DD} = 3V$		2.2		mA
Quiescent Supply Current Per Amplifier	ID	Normal mode		$V_{DD} = 5V$		2.5	4.4	ША
		Shutdown mode	(SHDN =	VSS) (Note 2)		0.01	1.0	μA
Input Offset Voltage	Vos	$T_A = +25^{\circ}C$				±70	±350	μV
input Onset Voltage	VUS	$T_A = -40^{\circ}C \text{ to } +12$	25°C				±750	μv
Input Offset Voltage Tempco	TCvos					±0.3	±6	µV/°C
Input Bias Current	Ι <sub>Β</sub>	(Note 4)				±1	±150	рА
Input Offset Current	IOS	(Note 4)				±1	±150	pА
Differential Input Resistance	RIN					1000		GΩ
Input Common-Mode Voltage	V <sub>CM</sub>	Guaranteed by	T <sub>A</sub> = +	25°C	-0.2		V <sub>DD</sub> - 1.6	V
Range	VCM	CMRR Test	T <sub>A</sub> =	40°C to +125°C	-0.1		V <sub>DD</sub> - 1.7	v
Common Mode Dejection Datio		$(V_{SS} - 0.2V) \le V_{CM} \le (V_{DD} - 1.6V)$	T <sub>A</sub> = +	25°C	90	115		
Common-Mode Rejection Ratio	CMRR	$\begin{array}{l} (V_{\mathrm{SS}} - 0.1V) \leq \\ V_{\mathrm{CM}} \leq (V_{\mathrm{DD}} - \\ 1.7V) \end{array}$	T <sub>A</sub> = -4	40°C to +125°C	90			dB
Power-Supply Rejection Ratio	PSRR	$V_{DD} = 2.7 \text{ to } 5.5 \text{V}$	/		90	120		dB
		$R_L = 10k\Omega$ to $V_{DL}$ $V_{OUT} = 100mV$ to		125mV)	90	120		
Large-Signal Voltage Gain	Avol	$R_L = 1k\Omega$ to $V_{DD}/V_{OUT} = 200mV$ to	,	250mV)	85	110		dB
		$R_L = 500\Omega$ to $V_{DI}$ $V_{OUT} = 350$ mV to		500mV)	85	110		

### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L \text{ tied to } V_{DD}/2, \overline{SHDN} = V_{DD}, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at  $T_A = +25^{\circ}C.$  (Notes 1, 2)

PARAMETER	SYMBOL	CONDITI	SNC	MIN	TYP	MAX	UNITS
		IV <sub>IN+</sub> - V <sub>IN-</sub> I ≥ 10mV,	V <sub>DD</sub> - V <sub>OH</sub>		10	45	
		$R_L = 10 k\Omega$ to $V_{DD}/2$	V <sub>OL</sub> - V <sub>SS</sub>		10	40	
Output Voltage Swing	Vour	$ V_{IN+} - V_{IN-}  \ge 10mV$ ,	V <sub>DD</sub> - V <sub>OH</sub>		80	200	mV
Ouput voltage Swing	Vout	$R_L = 1k\Omega$ to $V_{DD}/2$	V <sub>OL</sub> - V <sub>SS</sub>		50	150	IIIV
		IV <sub>IN+</sub> - V <sub>IN-</sub> I ≥ 10mV,	V <sub>DD</sub> - V <sub>OH</sub>		100	300	
		$R_L=500\Omega$ to $V_{DD}/2$	V <sub>OL</sub> - V <sub>SS</sub>		80	250	
Output Short-Circuit Current	I <sub>SC</sub>				48		mA
Output Leakage Current	ILEAK	Shutdown mode (SHDN V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>DD</sub>	= V <sub>SS</sub> ),		±0.001	±1.0	μA
SHDN Logic Low	VIL					$0.3 \times V_{DD}$	V
SHDN Logic High	VIH			$0.7 \times V_{DD}$			V
SHDN Input Current		$\overline{\text{SHDN}} = \text{V}_{\text{SS}}$ to $\text{V}_{\text{DD}}$			0.01	1	μA
Input Capacitance	CIN				10		pF

#### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L \text{ tied to } V_{DD}/2, \overline{SHDN} = V_{DD}, T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITI	ONS	MIN	ТҮР	MAX	UNITS
Gain-Bandwidth Product	GBWP	MAX4475-MAX4478	$A_V = +1V/V$		10		MHz
Gain-Bandwidth Product	GBWP	MAX4488/MAX4489	$A_V = +5V/V$		42		IVIHZ
Slew Rate	SR	MAX4475-MAX4478	$A_V = +1V/V$		3		V/µs
	Sh	MAX4488/MAX4489	$A_V = +5V/V$		10		v/µs
Full-Power Bandwidth (Note 5)		MAX4475-MAX4478	$A_V = +1V/V$		0.4		MHz
		MAX4488/MAX4489	$A_V = +5V/V$		1.25		
Peak-to-Peak Input Noise Voltage	e <sub>n(P-P)</sub>	f = 0.1Hz to 10Hz			260		nV <sub>P-P</sub>
		f = 10Hz			21		
Input Voltage-Noise Density	en	f = 1kHz			4.5		nV/√Hz
		f = 30kHz			3.5		
Input Current-Noise Density	in	f = 1kHz			0.5		fA/√Hz
		$V_{OUT} = 2V_{P-P},$ $A_V = +1V/V$	f = 1kHz		0.0002		_
		$(MAX4475-MAX4478), \\ R_L = 10 k\Omega \text{ to GND}$	f = 20kHz		0.0007		
Total Harmonic Distortion Plus		$V_{OUT} = 2V_{P-P},$ $A_V = +1V/V$	f = 1kHz		0.0002		
Noise (Note 6)	THD + N	(MAX4475–MAX4478), R <sub>L</sub> = 1k $\Omega$ to GND	f = 20kHz		0.001		%
		V <sub>OUT</sub> = 2V <sub>P-P</sub> , A <sub>V</sub> = +5V/V	f = 1kHz		0.0004		
		(MAX4488/MAX4489), R <sub>L</sub> = 10k $\Omega$ to GND	f = 20kHz		0.0006		

### **SOT23, Low-Noise, Low-Distortion,** Wide-Band, Rail-to-Rail Op Amps

#### AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L \text{ tied to } V_{DD}/2, \overline{SHDN} = V_{DD}, T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITI	ONS	MIN	ТҮР	MAX	UNITS
Total Harmonic Distortion Plus		$V_{OUT} = 2V_{P-P},$ $A_V = +5V/V$	f = 1kHz		0.0005		~
Noise (Note 6)	THD + N	(MAX4488/MAX4489), R <sub>L</sub> = 1k $\Omega$ to GND	f = 20kHz		0.008		%
Capacitive-Load Stability		No sustained oscillation	S		200		рF
Gain Margin	GM				12		dB
Phase Margin	ΦM	MAX4475-MAX4478, A	/ = +1V/V		70		degrees
Filase Margin	ΨΙνι	MAX4488/MAX4489, Av	= +5V/V		80		uegrees
Settling Time		To 0.01%, V <sub>OUT</sub> = 2V st	ер		2		μs
Delay Time to Shutdown	tSH				1.5		μs
Enable Delay Time from Shutdown	t <sub>EN</sub>	V <sub>OUT</sub> = 2.5V, V <sub>OUT</sub> settl	es to 0.1%		10		μs
Power-Up Delay Time		$V_{DD} = 0$ to 5V step, $V_{OL}$	T stable to 0.1%		13		μs

Note 1: All devices are 100% tested at  $T_A = +25^{\circ}C$ . Limits over temperature are guaranteed by design.

250

200 150

100

50

0

-50

-100

-150

-200

-250

-50 -25

0 25 50

 $V_{COM} = 0V$ 

Note 2: SHDN is available on the MAX4475/MAX4488 only.

Note 3: Guaranteed by the PSRR test.


Note 4: Guaranteed by design.

**Note 5:** Full-power bandwidth for unity-gain stable devices (MAX4475–MAX4478) is measured in a closed-loop gain of +2V/V to accommodate the input voltage range, V<sub>OUT</sub> = 4V<sub>P-P</sub>.

**Note 6:** Lowpass-filter bandwidth is 22kHz for f = 1kHz and 80kHz for f = 20kHz. Noise floor of test equipment =  $10nV/\sqrt{Hz}$ .

### **Typical Operating Characteristics**

 $(V_{DD} = +5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L$  tied to  $V_{DD}/2$ , input noise floor of test equipment =  $10nV/\sqrt{Hz}$  for all distortion measurements,  $T_A = +25^{\circ}C$ , unless otherwise noted.)






75 100


TEMPERATURE (°C)

125




#### \_Typical Operating Characteristics (continued)

 $(V_{DD} = +5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L$  tied to  $V_{DD}/2$ , input noise floor of test equipment =  $10nV/\sqrt{Hz}$  for all distortion measurements,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



#### \_Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L \text{ tied to } V_{DD}/2, \text{ input noise floor of test equipment } = 10 \text{nV}/\sqrt{\text{Hz}}$  for all distortion measurements,  $T_A = +25^{\circ}$ C, unless otherwise noted.)



Maxim Integrated

#### Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L$  tied to  $V_{DD}/2$ , input noise floor of test equipment =  $10nV/\sqrt{Hz}$  for all distortion measurements,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



Maxim Integrated

### Typical Operating Characteristics (continued)

 $(V_{DD} = +5V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD}/2, R_L$  tied to  $V_{DD}/2$ , input noise floor of test equipment =  $10nV/\sqrt{Hz}$  for all distortion measurements,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



### **Pin Description**

		PIN				
MAX4475/ MAX4488	MAX4475/ MAX4488	MAX4476	MAX4477/ MAX4489	MAX4478	NAME	FUNCTION
SOT23/TDFN	SO/µMAX	SOT23/TDFN	SO/µMAX	SO/TSSOP		
1	6	1	1, 7	1, 7, 8, 14	OUT, OUTA, OUTB, OUTC, OUTD	Amplifier Output
2	4	2	4	11	V <sub>SS</sub>	Negative Supply. Connect to ground for single- supply operation
3	3	3	3, 5	3, 5, 10, 12	IN+, INA+, INB+, INC+, IND+	Noninverting Amplifier Input
4	2	4	2, 6	2, 6, 9, 13	IN-, INA-, INB-, INC-, IND-	Inverting Amplifier Input
6	7	6	8	4	V <sub>DD</sub>	Positive Supply
5	8	_	_	_	SHDN	Shutdown Input. Connect to $V_{DD}$ for normal operation (amplifier(s) enabled).
_	1, 5	5	_	_	N.C.	No Connection. Not internally connected.
EP		EP		_	EP	Exposed Paddle (TDFN Only). Connect to $V_{SS}$ .

### SOT23, Low-Noise, Low-Distortion, Wide-Band, Rail-to-Rail Op Amps

#### **Detailed Description**

The MAX4475–MAX4478/MAX4488/MAX4489 singlesupply operational amplifiers feature ultra-low noise and distortion. Their low distortion and low noise make them ideal for use as preamplifiers in wide dynamicrange applications, such as 16-bit analog-to-digital converters (see *Typical Operating Circuit*). Their highinput impedance and low noise are also useful for signal conditioning of high-impedance sources, such as piezoelectric transducers.

These devices have true rail-to-rail ouput operation, drive loads as low as  $1k\Omega$  while maintining DC accuracy, and can drive capactive loads up to 200pF without oscillation. The input common-mode voltage range extends from (V<sub>DD</sub> - 1.6V) to 200mV below the negative rail. The push-pull output stage maintains excellent DC characteristics, while delivering up to ±5mA of current.

The MAX4475–MAX4478 are unity-gain stable, while the MAX4488/MAX4489 have a higher slew rate and are stable for gains  $\geq$  5V/V. The MAX4475/MAX4488 feature a low-power shutdown mode, which reduces the supply current to 0.01µA and disables the outputs.

#### **Low Distortion**

Many factors can affect the noise and distortion that the device contributes to the input signal. The following guidelines offer valuable information on the impact of design choices on Total Harmonic Distortion (THD).

Choosing proper feedback and gain resistor values for a particular application can be a very important factor in reducing THD. In general, the smaller the closedloop gain, the smaller the THD generated, especially when driving heavy resistive loads. The THD of the part normally increases at approximately 20dB per decade, as a function of frequency. Operating the device near or above the full-power bandwidth significantly degrades distortion.

Referencing the load to either supply also improves the part's distortion performance, because only one of the MOSFETs of the push-pull output stage drives the output. Referencing the load to midsupply increases the part's distortion for a given load and feedback setting. (See the Total Harmonic Distortion vs. Frequency graph in the *Typical Operating Characteristics*.)

For gains  $\geq$  5V/V, the decompensated devices MAX4488/MAX4489 deliver the best distortion performance, since they have a higher slew rate and provide a higher amount of loop gain for a given closed-loop gain setting. Capacitive loads below 100pF do not significantly affect distortion results. Distortion performance is relatively constant over supply voltages.




Figure 1. Adding Feed-Forward Compensation




Figure 2a. Pulse Response with No Feed-Forward Compensation




Figure 2b. Pulse Response with 10pF Feed-Forward Compensation

#### Low Noise

The amplifier's input-referred noise-voltage density is dominated by flicker noise at lower frequencies, and by thermal noise at higher frequencies. Because the thermal noise contribution is affected by the parallel combination of the feedback resistive network ( $R_F$  II  $R_G$ , Figure 1), these resistors should be reduced in cases where the system bandwidth is large and thermal noise is dominant. This noise contribution factor decreases, however, with increasing gain settings.

For example, the input noise-voltage density of the circuit with R<sub>F</sub> = 100k $\Omega$ , R<sub>G</sub> = 11k $\Omega$  (A<sub>V</sub> = +5V/V) is e<sub>n</sub> = 14nV/ $\sqrt{Hz}$ , e<sub>n</sub> can be reduced to 6nV/ $\sqrt{Hz}$  by choosing R<sub>F</sub> = 10k $\Omega$ , R<sub>G</sub> = 1.1k $\Omega$  (A<sub>V</sub> = +5V/V), at the expense of greater current consumption and potentially higher distortion. For a gain of 100V/V with R<sub>F</sub> = 100k $\Omega$ , R<sub>G</sub> = 1.1k $\Omega$ , the e<sub>n</sub> is still a low 6nV/ $\sqrt{Hz}$ .

#### Using a Feed-Forward Compensation Capacitor, Cz

The amplifier's input capacitance is 10pF. If the resistance seen by the inverting input is large (feedback network), this can introduce a pole within the amplifier's bandwidth resulting in reduced phase margin. Compensate the reduced phase margin by introducing a feed-forward capacitor ( $C_Z$ ) between the inverting input and the output (Figure 1). This effectively cancels the pole from the inverting input of the amplifier. Choose the value of  $C_Z$  as follows:

 $C_Z = 10 \times (R_F / R_G) [pF]$ 

In the unity-gain stable MAX4475–MAX4478, the use of a proper C<sub>Z</sub> is most important for A<sub>V</sub> = +2V/V, and A<sub>V</sub> = -1V/V. In the decompensated MAX4488/MAX4489, C<sub>Z</sub> is most important for A<sub>V</sub> = +10V/V. Figures 2a and 2b show transient response both with and without C<sub>Z</sub>.

Using a slightly smaller Cz than suggested by the formula above achieves a higher bandwidth at the expense of reduced phase and gain margin. As a general guideline, consider using Cz for cases where RG II RF is greater than  $20k\Omega$  (MAX4475–MAX4478) or greater than  $5k\Omega$  (MAX4488/MAX4489).

#### **Applications Information**

The MAX4475–MAX4478/MAX4488/MAX4489 combine good driving capability with ground-sensing input and rail-to-rail output operation. With their low distortion and low noise, they are ideal for use in ADC buffers, medical instrumentation systems and other noise-sensitive applications.




Figure 3. Overdriven Input Showing No Phase Reversal




Figure 4. Rail-to-Rail Output Operation

#### **Ground-Sensing and Rail-to-Rail Outputs**

The common-mode input range of these devices extends below ground, and offers excellent commonmode rejection. These devices are guaranteed not to undergo phase reversal when the input is overdriven (Figure 3).


Figure 4 showcases the true rail-to-rail output operation of the amplifier, configured with  $A_V = 5V/V$ . The output swings to within 8mV of the supplies with a 10k $\Omega$  load, making the devices ideal in low-supply voltage applications.

#### **Power Supplies and Layout**


The MAX4475–MAX4478/MAX4488/MAX4489 operate from a single +2.7V to +5.5V power supply or from dual supplies of  $\pm 1.35$ V to  $\pm 2.75$ V. For single-supply operation, bypass the power supply with a 0.1µF ceramic

### SOT23, Low-Noise, Low-Distortion, Wide-Band, Rail-to-Rail Op Amps

#### **Typical Application Circuit**



#### Typical Operating Circuit



capacitor placed close to the  $V_{\mbox{DD}}$  pin. If operating from dual supplies, bypass each supply to ground.

Good layout improves performance by decreasing the amount of stray capacitance and noise at the op amp's inputs and output. To decrease stray capacitance, minimize PC board trace lengths and resistor leads, and place external components close to the op amp's pins.

#### **Typical Application Circuit**


The *Typical Application Circuit* shows the single MAX4475 configured as an output buffer for the MAX5541 16-bit DAC. Because the MAX5541 has an unbuffered voltage output, the input bias current of the op amp used must be less than 6nA to maintain 16-bit accuracy. The MAX4475 has an input bias current of only 150pA (max), virtually eliminating this as a source

of error. In addition, the MAX4475 has excellent openloop gain and common-mode rejection, making this an excellent ouput buffer amplifier.

#### **DC-Accurate Lowpass Filter**

The MAX4475–MAX4478/MAX4488/MAX4489 offer a unique combination of low noise, wide bandwidth, and high gain, making them an excellent choice for active filters up to 1MHz. The *Typical Operating Circuit* shows the dual MAX4477 configured as a 5th order Chebyschev filter with a cutoff frequency of 100kHz. The circuit is implemented in the Sallen-Key topology, making this a DC-accurate filter.

### SOT23, Low-Noise, Low-Distortion, Wide-Band, Rail-to-Rail Op Amps



**Pin Configurations** 

### SOT23, Low-Noise, Low-Distortion, Wide-Band, Rail-to-Rail Op Amps

#### **Ordering Information (continued)**

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX4476AUT+T	-40°C to +125°C	6 SOT23	AAZX
MAX4476ATT+T	-40°C to +125°C	6 TDFN-EP*	+ADF
MAX4477AUA+	-40°C to +125°C	8 µMAX	
MAX4477AUA+	-40°C to +125°C	8 µMAX	
MAX4477ASA+	-40°C to +125°C	8 SO	
MAX4478AUD+	-40°C to +125°C	14 TSSOP	
MAX4478AUD/V+	-40°C to +125°C	14 TSSOP	
MAX4478ASD+	-40°C to +125°C	14 SO	
MAX4488AUT+T	-40°C to +125°C	6 SOT23	AAZW
MAX4488AUA+	-40°C to +125°C	8 µMAX	
MAX4488ASA+	-40°C to +125°C	8 SO	_
MAX4488ATT+T	-40°C to +125°C	6 TDFN-EP*	+ADE
MAX4489AUA+	-40°C to +125°C	8 µMAX	
MAX4489AUA/V+T	-40°C to +125°C	8 µMAX	
MAX4489ASA+	-40°C to +125°C	8 SO	

+Denotes a lead(Pb)-free/RoHS-compliant package.

\*EP = Exposed pad (connect to V<sub>SS</sub>). N denotes an automotive qualified part.


T = Tape and reel.

**Chip Information** 

PROCESS: BiCMOS

### **Package Information**


PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
6 SOT23	U6F+6	<u>21-0058</u>	<u>90-0175</u>
8 µMAX	U8+1	<u>21-0036</u>	<u>90-0092</u>
14 TSSOP	U14+2	<u>21-0066</u>	<u>90-0117</u>
8 SO	S8+4	<u>21-0041</u>	
14 SO	S14+4	<u>21-0041</u>	
6 TDFN-EP	T633+2	<u>21-0137</u>	<u>90-0058</u>




### Package Information (continued)

		OVMDEL	MTN		MAX
NDT	ES:	SYMBOL	MIN 0.90	NOMINAL 1.25	MAX 1.45
1.	ALL DIMENSIONS ARE IN MILLIMETERS.	A A1	0.90	0.05	0.15
		A2	0.90	1.10	1.30
<u>\5</u> \	FODT LENGTH MEASURED AT INTERCEPT POINT BETWEEN DATUM A & LEAD SURFACE.	b	0.35	0.40	0.50
	LEAD SURFACE.	С	0.08	0.15	0.20
З.	PACKAGE DUTLINE EXCLUSIVE DF MDLD FLASH & METAL BURR. MDLD	D	2.80	2.90	3.00
	FLASH, PROTRUSION OR METAL BURR SHOULD NOT EXCEED 0.25mm.	E	2.60	2.80	3.00
4	PACKAGE DUTLINE INCLUSIVE DF SDLDER PLATING.	E1	1.50	1.625	1.75
	HERME BUTLINE INCLUSIVE DI SDEDER FEHTING.		0.35	0.45 0.60 REF.	0.60
5,	PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO	L1 e1		1.90 BSC.	
	RIGHT. (SEE EXAMPLE TOP MARK)	e		0.95 BSC.	
6.	PIN 1 I.D. D□T IS 0.3mm Ø MIN. L□CATED AB□∨E PIN 1.	۵	0°	2.5*	10°
		РКС СО	DES		
7,	MEETS JEDEC MO178, VARIATION AB.			-4, U6CN-	2,
8.	SOLDER THICKNESS MEASURED AT FLAT SECTION OF LEAD BETWEEN	U6SN-1,	U6F-6,	, U6FH-6;	U6FH-7
	0.08mm AND 0.15mm FROM LEADTIP.	** U6FH-7	TO BE US	ED FOR NP42 I	PARTS ONLY.
9.	LEAD TO BE COPLANAR WITHIN 0.1mm.				
10.	NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.				
11.	MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.				
12.	ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND P©FREE (+) PKG. CODES.				
		TITLE:			
1		PACKA	GE Πυτι	LINE, SOT	61 ВПДҮ
				·	
-DRA	WING NOT TO SCALE-	APPROVAL	DOC	21-005	


### Package Information (continued)




#### **Package Information (continued)**



### Package Information (continued)



#### Package Information (continued)



### Package Information (continued)

COMMON	DIMEN	ISIONS		PACKAGE V	AR IA 1	TIONS					
SYMBOL	MIN.	MAX.		PKG.CODE	Ν	D2	E2	е	JEDEC SPE C	b	[(N/2)-1] x e
А	0.70	0.80		T633-2	6	1.50±0.10	2.30±0.10	0.95 B SC	MO229/WEEA	0.40±0.05	1.90 R 🗗
D	2.90	3.10		T833-2	8	1.50±0.10	2.30±0.10	0.65 B SC	MO229/WEEC	0.30±0.05	1.95 R 🖅
Е	2.90	3.10		T833-3	8	1.50±0.10	2.30±0.10	0.65 B SC	MO229/WEEC	0.30±0.05	1.95 R 🗗
A1	0.00	0.05		T1033-1	10	1.50±0.10	2.30±0.10	0.50 B SC	MO229/WEED3	0.25±0.05	2.00 R 🗗
L	0.20	0.40		T1033MK-1	10	1.50±0.10	2.30±0.10	0.50 B SC	MO229/WEED3	0.25±0.05	2.00 R 🗗
k	0.25	MIN.		T1033-2	10	1.50±0.10	2.30±0.10	0.50 B SC	MO229/WEED3	0.25±0.05	2.00 R 🗗
A2	0.20	R₽F.		T1433-1	14	1.70±0.10	2.30±0.10	0.40 B SC		0.20±0.05	2.40 R 🗗
				T1433-2	14	1.70±0.10	2.30±0.10	0.40 B SC		0.20±0.05	2.40 R 🗗
				T1433-3F	14	1.70±0.10	2.30±0.10	0.40 B SC		0.20±0.05	2.40 R 🗗
<ol> <li>COPLA</li> <li>WARPA</li> <li>PACKA</li> <li>DRAWI</li> <li>"N" IS</li> <li>NUMB</li> </ol>	ANARITY AGE SH AGE LEI NG CO 5 THE ER OF	SHALL NGTH/P NFORMS TOTAL N LEADS	NOT EXC T EXCEED ACKAGE N TO JED UMBER ( SHOWN /	. ANGLES IN CEED 0.08 m ) 0.10 mm. WIDTH ARE C( EC MO229, E DF LEADS. RE FOR REF RIENTATION R	m. DNSID XCEP EREN	ERED AS S T DIMENSIO CE ONLY.	NS "D2" AN		C(S). ND T1433-1 & T <sup>.</sup>	1433–2.	
<ol> <li>ALL D</li> <li>COPLA</li> <li>WARPA</li> <li>PACKA</li> <li>PACKA</li> <li>DRAWI</li> <li>N" IS</li> <li>NUMB</li> <li>MARKI</li> </ol>	AGE SH AGE LEI NG CO 5 THE ER OF NG IS	SHALL IALL NO NGTH/P NFORMS TOTAL N LEADS FOR PA	NOT EXC T EXCEED ACKAGE N TO JED UMBER ( SHOWN A CKAGE C	CEED 0.08 m 0 0.10 mm. WIDTH ARE CO EC MO229, E DF LEADS. ARE FOR REF	m. DNSID XCEP EREN EFER	ERED AS S T DIMENSIO CE ONLY. ENCE ONLY	NS "D2" AN	ND "E2", AN	ND Т1433-1 & Т пп <u>е:</u> РАСКАGE	DUTLINE,	6,8,10 & 14L, D, 3×3×0.80 m

#### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
4	12/09	Added lead-free designations and an automotive part to the Ordering Information and added input current spec in Absolute Maximum Ratings section	1, 2, 13
5	7/10	Added /V designation to the MAX4475 product and soldering temperature	1, 2
6	6/12	Added /V designation for MAX4489.	13



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

#### Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

© 2012 Maxim Integrated

The Maxim logo and Maxim Integrated are trademarks of Maxim Integrated Products, Inc.

21

### **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX4475AUT#TG16 MAX4476AUT#TG16 MAX4488AUT#TG16 MAX4475AUT-T MAX4476AUT-T MAX4488AUT-

Ţ