


#### Select Input Decoding for CY23S09

S2	S1	CLOCK A1-A4	CLOCK B1–B4	CLKOUT <sup>[1]</sup>	Output Source	PLL Shutdown
0	0	Three-state	Three-state	Driven	PLL	N
0	1	Driven	Three-state	Driven	PLL	N
1	0	Driven	Driven	Driven	Reference	Y
1	1	Driven	Driven	Driven	PLL	N



#### Zero Delay and Skew Control

All outputs must be uniformly loaded to achieve Zero Delay between the input and output. Because the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay. This is shown in the above graph.

For applications requiring zero input-output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load equal to that on other outputs, to obtain zero input-output delay. If input to output delay adjustments are required, use the above graph to calculate loading differences between the CLKOUT pin and other outputs.

For zero output-output skew, be sure to load all outputs equally. For further information, see application note "AN1234 - CY2308: Zero Delay Buffer."

#### **Spread Aware**

Many systems being designed now use a technology called Spread Spectrum Frequency Timing Generation. Cypress is one of the pioneers of SSFTG development and designed this product so as not to filter off the Spread Spectrum feature of the Reference input, assuming it exists. When a zero delay buffer is not designed to pass the SS feature through, the result is a significant amount of tracking skew, which may cause problems in systems requiring synchronization.

For more details on Spread Spectrum timing technology, please see the Cypress Whitepaper EMI and Spread Spectrum Technology.

#### Note

1. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.




#### **Pinouts**

#### Figure 2. Pin Configuration – CY23S09

SOIC/TSSOP/SSOP Top View						
			CLKOUT CLKA4 CLKA3 VDD			
	n. n. 22		GND CLKB4 CLKB3 S1			

#### Figure 3. Pin Configuration – CY23S05



#### Table 1. Pin Description for CY23S09

Pin	Signal	Description
1	REF <sup>[2]</sup>	Input reference frequency, 5 V tolerant input
2	CLKA1 <sup>[3]</sup>	Buffered clock output, bank A
3	CLKA2 <sup>[3]</sup>	Buffered clock output, bank A
4	V <sub>DD</sub>	3.3 V supply
5	GND	Ground
6	CLKB1 <sup>[3]</sup>	Buffered clock output, bank B
7	CLKB2 <sup>[3]</sup>	Buffered clock output, bank B
8	S2 <sup>[4]</sup>	Select input, bit 2
9	S1 <sup>[4]</sup>	Select input, bit 1
10	CLKB3 <sup>[3]</sup>	Buffered clock output, bank B
11	CLKB4 <sup>[3]</sup>	Buffered clock output, bank B
12	GND	Ground
13	V <sub>DD</sub>	3.3 V supply
14	CLKA3 <sup>[3]</sup>	Buffered clock output, bank A
15	CLKA4 <sup>[3]</sup>	Buffered clock output, bank A
16	CLKOUT <sup>[3]</sup>	Buffered output, internal feedback on this pin

#### Table 2. Pin Description for CY23S05

Pin	Signal	Description
1	REF <sup>[2]</sup>	Input reference frequency, 5 V tolerant input
2	CLK2 <sup>[3]</sup>	Buffered clock output
3	CLK1 <sup>[3]</sup>	Buffered clock output
4	GND	Ground
5	CLK3 <sup>[3]</sup>	Buffered clock output
6	V <sub>DD</sub>	3.3 V supply
7	CLK4 <sup>[3]</sup>	Buffered clock output
8	CLKOUT <sup>[3]</sup>	Buffered clock output, internal feedback on this pin

Notes

Weak pull down.
Weak pull down on all outputs.
Weak pull up on these inputs.



### **Maximum Ratings**

Supply voltage to ground potential–0.5 V to +7.0 V				
DC input voltage (Except REF)0.5 V to $V_{\text{DD}}$ + 0.5 V				
DC input voltage REF –0.5 V to 7 V				
Storage temperature65 °C to +150 °C				

Maximum soldering temperature (10 seconds) 260 °C
Junction temperature 150 °C
Static discharge voltage
(per MIL-STD-883, Method 3015)> 2,000 V

### Operating Conditions for CY23S05SC-XX and CY23S09SC-XX Commercial Temperature Devices<sup>[5]</sup>

Parameter	Description	Min	Max	Unit
V <sub>DD</sub>	Supply voltage	3.0	3.6	V
T <sub>A</sub>	Operating temperature (Ambient temperature)	0	70	°C
CL	Load capacitance, below 100 MHz		30	pF
CL	Load capacitance, from 100 MHz to 133 MHz		10	pF
C <sub>IN</sub>	Input capacitance		7	pF

### Electrical Characteristics for CY23S05SC-XX and CY23S09SC-XX Commercial Temperature Devices

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>IL</sub>	Input LOW voltage <sup>[6]</sup>			0.8	V
V <sub>IH</sub>	Input HIGH voltage <sup>[6]</sup>		2.0		V
I <sub>IL</sub>	Input LOW current	V <sub>IN</sub> = 0 V		50.0	μΑ
IIH	Input HIGH current	$V_{IN} = V_{DD}$		100.0	μΑ
V <sub>OL</sub>	Output LOW voltage <sup>[7]</sup>	I <sub>OL</sub> = 8 mA (–1) I <sub>OH =</sub> 12 mA (–1H)		0.4	V
V <sub>OH</sub>	Output HIGH voltage <sup>[7]</sup>	I <sub>OH</sub> = -8 mA (-1) I <sub>OL</sub> = -12 mA (-1H)	2.4		V
I <sub>DD</sub> (PD mode)	Power-down supply current	REF = 0 MHz		12.0	μΑ
I <sub>DD</sub>	Supply current	Unloaded outputs at 66.67 MHz, SEL inputs at $V_{DD}$		32.0	mA

#### Switching Characteristics for CY23S05SC-1 and CY23S09SC-1 Commercial Temperature Devices [8]

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
t1	Output frequency	30 pF load 10 pF load	10 10		100 133.33	MHz MHz
	Duty cycle <sup>[7]</sup> = $t_2 \div t_1$	Measured at 1.4 V, F <sub>out</sub> = 66.67 MHz	40.0	50.0	60.0	%
t3	Rise time <sup>[7]</sup>	Measured between 0.8 V and 2.0 V			2.50	ns
t <sub>4</sub>	Fall time <sup>[7]</sup>	Measured between 0.8 V and 2.0 V			2.50	ns
t <sub>5</sub>	Output-to-output skew <sup>[7]</sup>	All outputs equally loaded			250	ps
t <sub>6</sub>	Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[7]</sup>	Measured at V <sub>DD</sub> /2		0	±350	ps
t <sub>7</sub>	Device-to-device skew <sup>[7]</sup>	Measured at $V_{DD}/2$ on the CLKOUT pins of devices		0	700	ps
tj	Cycle-to-cycle jitter <sup>[7]</sup>	Measured at 66.67 MHz, loaded outputs			200	ps
t <sub>LOCK</sub>	PLL lock time <sup>[7]</sup>	Stable power supply, valid clock presented on REF pin			1.0	ms

#### Notes

Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power up. Power supply sequencing is NOT required.
REF input has a threshold voltage of V<sub>DD</sub>/2.
Parameter is guaranteed by design and characterization. Not 100% tested in production.
All parameters specified with loaded outputs.



### Switching Characteristics for CY23S05SI-1H and CY23S09SI-1H Industrial Temperature Devices<sup>[8]</sup>

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
t1	Output frequency	30 pF load 10 pF load	10 10		100 133.33	MHz MHz
	Duty cycle <sup>[7]</sup> = $t_2 \div t_1$	Measured at 1.4 V, F <sub>out</sub> = 66.67 MHz	40.0	50.0	60.0	%
	Duty cycle <sup>[7]</sup> = $t_2 \div t_1$	Measured at 1.4 V, F <sub>out</sub> <50.0 MHz	45.0	50.0	55.0	%
t3	Rise time <sup>[7]</sup>	Measured between 0.8 V and 2.0 V			1.50	ns
t <sub>4</sub>	Fall time <sup>[7]</sup>	Measured between 0.8 V and 2.0 V			1.50	ns
t <sub>5</sub>	Output-to-output skew <sup>[7]</sup>	All outputs equally loaded			250	ps
t <sub>6</sub>	Delay, REF Rising Edge to CLKOUT Rising Edge <sup>[7]</sup>	Measured at V <sub>DD</sub> /2		0	±350	ps
t <sub>7</sub>	Device-to-Device Skew <sup>[7]</sup>	Measured at $V_{DD}/2$ on the CLKOUT pins of devices		0	700	ps
t <sub>8</sub>	Output slew rate <sup>[7]</sup>	Measured between 0.8 V and 2.0 V using Test Circuit #2	1			V/ns
tj	Cycle-to-cycle jitter <sup>[7]</sup>	Measured at 66.67 MHz, loaded outputs			200	ps
t <sub>LOCK</sub>	PLL lock time <sup>[7]</sup>	Stable power supply, valid clock presented on REF pin			1.0	ms

### **Switching Waveforms**

Figure 4. Duty Cycle Timing




Figure 5. All Outputs Rise/Fall Time






Figure 7. Input-Output Propagation Delay






### Switching Waveforms continued



### **Test Circuits**




For parameter t8 (output slew rate) on -1H devices



### **Ordering Information**


Ordering Code	Package Name	Package Type	Operating Range
Pb-Free			I
CY23S05SXC-1	SZ08	8-pin 150-mil SOIC	Commercial (0 ° to 70 °C)
CY23S05SXC-1T	SZ08	8-pin 150-mil SOIC – Tape and Reel	Commercial (0 ° to 70 °C)
CY23S05SXC-1H	SZ08	8-pin 150-mil SOIC	Commercial (0 ° to 70 °C)
CY23S05SXC-1HT	SZ08	8-pin 150-mil SOIC – Tape and Reel	Commercial (0 ° to 70 °C)
CY23S05SXI-1	SZ08	8-pin 150-mil SOIC	Industrial (-40 ° to 85 °C)
CY23S05SXI-1T	SZ08	8-pin 150-mil SOIC – Tape and Reel	Industrial (-40 ° to 85 °C)
CY23S09SXC-1	SZ16	16-pin 150-mil SOIC	Commercial (0 ° to 70 °C)
CY23S09SXC-1T	SZ16	16-pin 150-mil SOIC – Tape and Reel	Commercial (0 ° to 70 °C)
CY23S09SXC-1H	SZ16	16-pin 150-mil SOIC	Commercial (0 ° to 70 °C)
CY23S09SXC-1HT	SZ16	16-pin 150-mil SOIC – Tape and Reel	Commercial (0 ° to 70 °C)
CY23S09ZXC-1H	ZZ16	16-pin 4.4 mm TSSOP	Commercial (0 ° to 70 °C)
CY23S09ZXC-1HT	ZZ16	16-pin 4.4 mm TSSOP – Tape and Reel	Commercial (0 ° to 70 °C)

#### **Ordering Code Definitions**






#### **Package Diagrams**



51-85066 \*E


#### Figure 10. 16-Pin (150-Mil) SOIC S16 and SZ16




51-85068 \*D



### Package Diagrams continued





51-85091 \*D



### Acronym

Acronym Description			
CMOS	complementary metal oxide semiconductor		
EMI electromagnetic interference			
PLL	phase-locked loop		
SOIC	small outline integrated circuit		
SS	spread spectrum		
SSFTG	spread spectrum frequency timing generator		
SSOP	shrunk small outline package		
TSSOP	thin shrunk small outline package		

### **Document Conventions**

#### Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHZ	megahertz		
uA	microamperes		
mA	milliamperes		
ms	milliseconds		
ns	nanoseconds		
%	percent		
pF	picofarads		
ps	picoseconds		
V	volt		



## **Document History Page**

Document Title: CY23S09/CY23S05 Low Cost 3.3 V Spread Aware Zero Delay Buffer Document Number: 38-07296				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	111147	11/14/01	DSG	Changed from spec number 38-01094 to 38-07296
*A	111773	02/20/02	CTK	Added 150-mil SSOP option
*B	122885	12/22/02	RBI	Added power-up requirements to Operating Conditions
*C	267849	See ECN	RGL	Added Lead-Free devices
*D	2595524	10/23/08	CXQ/PYRS	Added device "Status" to Ordering Information
۴E	2761988	09/10/09	KVM	Removed obsolete parts from Ordering Information table: CY23S09ZC-1, CY23S09OC-1, CY23S09OC-1H, CY23S09ZXC-1, CY23S09OXC-1, CY23S09OXC-1H. Added CY23S05SXC-1T, CY23S05SXC-1HT, CY23S09SXC-1T, CY23S09SXC-1HT, CY23S09ZXC-1HT. Removed Status column from Ordering Information table; added footnote. Updated package names and added numerical temperature range to Ordering Information table. Removed QSOP package drawing.
*F	2897373	03/22/10	СХQ	Removed part numbers CY23S05SC-1, CY23S05SC-1H, CY23S09SC-1, CY23S09SC-1H, and CY23S09ZC-1H from Ordering Information table. Added CY23S05SXI-1 and CY23S05SXI-1T to Ordering Information table. Updated package diagrams. Updated copyright section.
*G	3394655	10/04/11	PURU	Added Figure 1 Updated Hyper links Updated Package Diagrams Added Ordering Code Definitions, Acronym, and Units of Measure.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-07296 Rev. \*G

Revised October 04, 2011

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor: CY23S09SXC-1HT