

## TABLE OF CONTENTS

Features .....	1	Theory of Operation .....	12
Applications.....	1	Functional Description .....	14
General Description .....	1	Frequency Acquisition.....	14
Functional Block Diagram .....	1	Input Buffer .....	14
Revision History .....	2	Lock Detector Operation .....	14
Specifications.....	3	Harmonic Detector .....	15
Jitter Specifications .....	4	SQUELCH Mode.....	15
Output and Timing Specifications .....	5	I <sup>2</sup> C Interface .....	15
Absolute Maximum Ratings.....	6	Reference Clock (Optional) .....	16
Thermal Characteristics .....	6	Applications Information .....	19
ESD Caution.....	6	PCB Design Guidelines .....	19
Timing Characteristics.....	7	Coarse Data Rate Readback Look-Up Table.....	22
Pin Configuration and Function Descriptions.....	8	Outline Dimensions .....	24
I <sup>2</sup> C Interface Timing and Internal Register Description .....	9	Ordering Guide .....	24
Jitter Specifications .....	11		

## REVISION HISTORY

### 2/12—Rev. B to Rev. C

Updated Outline Dimensions .....	24
Changes to Ordering Guide .....	24

### 5/10—Rev. A to Rev. B

Changes to Figure 5 and Table 5.....	8
Changes to Figure 19.....	19
Added Exposed Pad Notation to Outline Dimensions .....	24

### 2/09—Rev. 0 to Rev. A

Changes to Ordering Guide and Updated Outline Dimensions .....	24
---	----

### 9/05—Revision 0: Initial Version

## SPECIFICATIONS

$T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = V_{MIN}$  to  $V_{MAX}$ ,  $V_{EE} = 0$  V,  $C_F = 0.47$   $\mu$ F, SLICEP = SLICEN = VEE, input data pattern: PRBS 2<sup>23</sup> – 1, unless otherwise noted.

Table 1.

Parameter	Conditions	Min	Typ	Max	Unit
<b>QUANTIZER—DC CHARACTERISTICS</b>					
Input Voltage Range	@ PIN or NIN, dc-coupled	1.8		2.8	V
Peak-to-Peak Differential Input	PIN – NIN	0.2		2.0	V
Input Common-Mode Level	DC-coupled	2.3	2.5	2.8	V
<b>QUANTIZER—AC CHARACTERISTICS</b>					
Data Rate		10		675	Mb/s
S11	@ 2.5 GHz		–15		dB
Input Resistance	Differential		100		$\Omega$
Input Capacitance			0.65		pF
<b>LOSS-OF-LOCK (LOL) DETECT</b>					
VCO Frequency Error for LOL Assert	With respect to nominal		1000		ppm
VCO Frequency Error for LOL Deassert	With respect to nominal		250		ppm
LOL Response Time	10 Mb/s		4		ms
	OC-12		200		$\mu$ s
<b>ACQUISITION TIME</b>					
Lock-to-Data Mode	OC-12		2.0		ms
	OC-3		3.4		ms
	OC-1		9.8		ms
	10 Mb/s		40.0		ms
	Optional Lock to REFCLK Mode		20.0		ms
<b>DATA RATE READBACK ACCURACY</b>					
Coarse Readback	See Table 13		10		%
Fine Readback	In addition to REFCLK accuracy				
	Data rate $\leq$ 20 Mb/s			200	ppm
	Data rate $>$ 20 Mb/s			100	ppm
<b>POWER SUPPLY VOLTAGE</b>		3.0	3.3	3.6	V
<b>POWER SUPPLY CURRENT</b>			111	122	mA
<b>OPERATING TEMPERATURE RANGE</b>		–40		+85	$^{\circ}$ C

**JITTER SPECIFICATIONS**

$T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = V_{MIN}$  to  $V_{MAX}$ ,  $V_{EE} = 0$  V,  $C_F = 0.47$   $\mu$ F, SLICEP = SLICEN = VEE, input data pattern: PRBS  $2^{23} - 1$ , unless otherwise noted.

**Table 2.**

Parameter	Conditions	Min	Typ	Max	Unit
PHASE-LOCKED LOOP CHARACTERISTICS					
Jitter Transfer BW	OC-12		75	130	kHz
	OC-3		26	42	kHz
Jitter Peaking	OC-12		0	0.03	dB
	OC-3		0	0.03	dB
Jitter Generation	OC-12, 12 kHz to 5 MHz		0.001	0.003	UI rms
			0.011	0.026	UI p-p
	OC-3, 12 kHz to 1.3 MHz		0.001	0.002	UI rms
			0.005	0.010	UI p-p
Jitter Tolerance	OC-12, $2^{23} - 1$ PRBS	30 Hz <sup>1</sup>	100		UI p-p
		300 Hz <sup>1</sup>	44		UI p-p
		25 kHz	2.5		UI p-p
		250 kHz <sup>1</sup>	1.0		UI p-p
		OC-3, $2^{23} - 1$ PRBS			
	30 Hz <sup>1</sup>	50		UI p-p	
	300 Hz <sup>1</sup>	24		UI p-p	
	6500 Hz	3.5		UI p-p	
	65 kHz <sup>1</sup>	1.0		UI p-p	

<sup>1</sup> Jitter tolerance of the ADN2816 at these jitter frequencies is better than what the test equipment is able to measure.

## OUTPUT AND TIMING SPECIFICATIONS

Table 3.

Parameter	Conditions	Min	Typ	Max	Unit
<b>LVDS OUTPUT CHARACTERISTICS</b> (CLKOUTP/CLKOUTN, DATAOUTP/DATAOUTN)					
Output Voltage High	$V_{OH}$ (see Figure 3), 655 Mb/s			1475	mV
Output Voltage Low	$V_{OL}$ (see Figure 3), 655 Mb/s	925			mV
Differential Output Swing	$V_{OD}$ (see Figure 3), 655 Mb/s	250	320	400	mV
Output Offset Voltage	$V_{OS}$ (see Figure 3)	1125	1200	1275	mV
Output Impedance	Differential		100		$\Omega$
<b>LVDS Outputs Timing</b>					
Rise Time	20% to 80%		115	220	ps
Fall Time	80% to 20%		115	220	ps
Setup Time	$T_S$ (see Figure 2), OC-12	760	800	840	ps
Hold Time	$T_H$ (see Figure 2), OC-12	760	800	840	ps
<b>I<sup>2</sup>C INTERFACE DC CHARACTERISTICS</b>					
Input High Voltage	$V_{IH}$	0.7 VCC			V
Input Low Voltage	$V_{IL}$			0.3 VCC	V
Input Current	$V_{IN} = 0.1 VCC$ or $V_{IN} = 0.9 VCC$	-10.0		+10.0	$\mu A$
Output Low Voltage	$V_{OL}, I_{OL} = 3.0 mA$			0.4	V
<b>I<sup>2</sup>C INTERFACE TIMING</b>					
SCK Clock Frequency	See Figure 10			400	kHz
SCK Pulse Width High	$t_{HIGH}$	600			ns
SCK Pulse Width Low	$t_{LOW}$	1300			ns
Start Condition Hold Time	$t_{HD,STA}$	600			ns
Start Condition Setup Time	$t_{SU,STA}$	600			ns
Data Setup Time	$t_{SU,DAT}$	100			ns
Data Hold Time	$t_{HD,DAT}$	300			ns
SCK/SDA Rise/Fall Time	$T_R/T_F$	$20 + 0.1 C_b^1$		300	ns
Stop Condition Setup Time	$t_{SU,STO}$	600			ns
Bus Free Time Between a Stop and a Start	$t_{BUF}$	1300			ns
<b>REFCLK CHARACTERISTICS</b>					
Input Voltage Range	Optional lock to REFCLK mode @ REFCLKP or REFCLKN				
	$V_{IL}$		0		V
	$V_{IH}$		VCC		V
Minimum Differential Input Drive			100		mV p-p
Reference Frequency		10		160	MHz
Required Accuracy			100		ppm
<b>LVTTTL DC INPUT CHARACTERISTICS</b>					
Input High Voltage	$V_{IH}$	2.0			V
Input Low Voltage	$V_{IL}$			0.8	V
Input High Current	$I_{IH}, V_{IN} = 2.4 V$			5	$\mu A$
Input Low Current	$I_{IL}, V_{IN} = 0.4 V$	-5			$\mu A$
<b>LVTTTL DC OUTPUT CHARACTERISTICS</b>					
Output High Voltage	$V_{OH}, I_{OH} = -2.0 mA$	2.4			V
Output Low Voltage	$V_{OL}, I_{OL} = 2.0 mA$			0.4	V

<sup>1</sup>  $C_b$  = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall-times are allowed.

## ABSOLUTE MAXIMUM RATINGS

$T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = V_{MIN}$  to  $V_{MAX}$ ,  $V_{EE} = 0\text{ V}$ ,  $C_F = 0.47\ \mu\text{F}$ ,  $SLICEP = SLICEN = V_{EE}$ , unless otherwise noted.

Table 4.

Parameter	Rating
Supply Voltage (VCC)	4.2 V
Minimum Input Voltage (All Inputs)	$V_{EE} - 0.4\text{ V}$
Maximum Input Voltage (All Inputs)	$V_{CC} + 0.4\text{ V}$
Maximum Junction Temperature	125°C
Storage Temperature Range	-65°C to +150°C

Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL CHARACTERISTICS

### Thermal Resistance

32-LFCSP, 4-layer board with exposed paddle soldered to VEE,  $\theta_{JA} = 28^\circ\text{C/W}$ .

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# TIMING CHARACTERISTICS




Figure 2. Output Timing

04948-0-002





Figure 3. Differential Output Specifications

04948-0-032




SIMPLIFIED LVDS OUTPUT STAGE

Figure 4. Differential Output Stage

04948-0-033

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



\*THERE IS AN EXPOSED PAD ON THE BOTTOM OF THE PACKAGE THAT MUST BE CONNECTED TO GND.

Figure 5. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1	VCC	AI	Connect to VCC.
2	VCC	P	Power for Limiting Amplifier, LOS.
3	VREF	AO	Internal VREF Voltage. Decouple to GND with a 0.1 $\mu$ F capacitor.
4	NIN	AI	Differential Data Input. CML.
5	PIN	AI	Differential Data Input. CML.
6, 7	NC		No Connect.
8	VEE	P	GND for Limiting Amplifier, LOS.
9	NC		No Connect.
10	REFCLKP	DI	Differential REFCLK Input. 10 MHz to 160 MHz.
11	REFCLKN	DI	Differential REFCLK Input. 10 MHz to 160 MHz.
12	VCC	P	VCO Power.
13	VEE	P	VCO GND.
14	CF2	AO	Frequency Loop Capacitor.
15	CF1	AO	Frequency Loop Capacitor.
16	LOL	DO	Loss-of-Lock Indicator. LVTTTL active high.
17	VEE	P	FLL Detector GND.
18	VCC	P	FLL Detector Power.
19	SADDR5	DI	Slave Address Bit 5.
20	SCK	DI	I <sup>2</sup> C Clock Input.
21	SDA	DI	I <sup>2</sup> C Data Input.
22	NC		No Connect.
23	VEE	P	Output Buffer, I <sup>2</sup> C GND.
24	VCC	P	Output Buffer, I <sup>2</sup> C Power.
25	CLKOUTN	DO	Differential Recovered Clock Output. LVDS.
26	CLKOUTP	DO	Differential Recovered Clock Output. LVDS.
27	SQUELCH	DI	Disable Clock and Data Outputs. Active high. LVTTTL.
28	DATAOUTN	DO	Differential Recovered Data Output. LVDS.
29	DATAOUTP	DO	Differential Recovered Data Output. LVDS.
30	VEE	P	Phase Detector, Phase Shifter GND.
31	VCC	P	Phase Detector, Phase Shifter Power.
32	VCC	AI	Connect to VCC.
Exposed Pad	Pad	P	Connect to GND. Works as a heat sink.

<sup>1</sup> Type: P = power, AI = analog input, AO = analog output, DI = digital input, DO = digital output.





Table 6. Internal Register Map<sup>1</sup>

Reg Name	R/W	Address	D7	D6	D5	D4	D3	D2	D1	D0
FREQ0	R	0x0	MSB							LSB
FREQ1	R	0x1	MSB							LSB
FREQ2	R	0x2	0	MSB						LSB
RATE	R	0x3	COARSE_RD[8] MSB			Coarse Data Rate Readback			COARSE_RD[1]	
MISC	R	0x4	x	x	x	Static LOL	LOL Status	Data Rate Measure Complete	x	COARSE_RD[0] LSB
CTRLA	W	0x8	F <sub>REF</sub> Range			Data Rate/DIV <sub>FREF</sub> Ratio			Measure Data Rate	Lock to Reference
CTRLB	W	0x9	Config LOL	Reset MISC[4]	System Reset	0	Reset MISC[2]	0	0	0
CTRLC	W	0x11	0	0	0	0	0	0	SQUELCH Mode	Output Boost

<sup>1</sup> All writeable registers default to 0x00.

Table 7. Miscellaneous Register, MISC

			Static LOL	LOL Status	Data Rate Measurement Complete			Coarse Rate Readback LSB
D7	D6	D5	D4	D3	D2	D1	D0	
x	x	x	0 = Waiting for next LOL 1 = Static LOL until reset	0 = Locked 1 = Acquiring	0 = Measuring data rate 1 = Measurement complete	x	COARSE_RD[0]	

Table 8. Control Register, CTRLA<sup>1</sup>

F <sub>REF</sub> Range			Data Rate/DIV <sub>FREF</sub> Ratio				Measure Data Rate	Lock to Reference
D7	D6	D5	D5	D4	D3	D2	D1	D0
0	0	10 MHz to 20 MHz	0	0	0	0	1	Set to 1 to measure data rate 0 = Lock to input data 1 = Lock to reference clock
0	1	20 MHz to 40 MHz	0	0	0	1	2	
1	0	40 MHz to 80 MHz	0	0	1	0	4	
1	1	80 MHz to 160 MHz			n		2 <sup>n</sup>	
			1	0	0	0	256	

<sup>1</sup> Where DIV<sub>FREF</sub> is the divided down reference referred to the 10 MHz to 20 MHz band (see the Reference Clock (Optional) section).

Table 9. Control Register, CTRLB

Config LOL	Reset MISC[4]	System Reset		Reset MISC[2]			
D7	D6	D5	D4	D3	D2	D1	D0
0 = LOL pin normal operation 1 = LOL pin is static LOL	Write a 1 followed by 0 to reset MISC[4]	Write a 1 followed by 0 to reset ADN2816	Set to 0	Write a 1 followed by 0 to reset MISC[2]	Set to 0	Set to 0	Set to 0

Table 10. Control Register, CTRLC

						SQUELCH Mode	Output Boost
D7	D6	D5	D4	D3	D2	D1	D0
Set to 0	Set to 0	Set to 0	Set to 0	Set to 0	Set to 0	0 = SQUELCH CLK and DATA 1 = SQUELCH CLK or DATA	0 = Default output swing 1 = Boost output swing

## JITTER SPECIFICATIONS

The ADN2816 CDR is designed to achieve the best bit-error-rate (BER) performance and to exceed the jitter transfer, generation, and tolerance specifications proposed for SONET/SDH equipment defined in the Telcordia Technologies specification.

Jitter is the dynamic displacement of digital signal edges from their long-term average positions, measured in unit intervals (UI), where 1 UI = 1 bit period. Jitter on the input data can cause dynamic phase errors on the recovered clock sampling edge. Jitter on the recovered clock causes jitter on the retimed data.

The following sections briefly summarize the specifications of jitter generation, transfer, and tolerance in accordance with the Telcordia document (GR-253-CORE, Issue 3, September 2000) for the optical interface at the equipment level and the ADN2816 performance with respect to those specifications.

### Jitter Generation

The jitter generation specification limits the amount of jitter that can be generated by the device with no jitter and wander applied at the input. For SONET devices, the jitter generated must be less than 0.01 UI rms, and must be less than 0.1 UI p-p.

### Jitter Transfer

The jitter transfer function is the ratio of the jitter on the output signal to the jitter applied on the input signal vs. the frequency. This parameter measures the limited amount of the jitter on an input signal that can be transferred to the output signal (see Figure 11).




Figure 11. Jitter Transfer Curve

### Jitter Tolerance

The jitter tolerance is defined as the peak-to-peak amplitude of the sinusoidal jitter applied on the input signal, which causes a 1 dB power penalty. This is a stress test intended to ensure that no additional penalty is incurred under the operating conditions (see Figure 12).



Figure 12. SONET Jitter Tolerance Mask

## THEORY OF OPERATION


The ADN2816 is a delay- and phase-locked loop circuit for clock recovery and data retiming from an NRZ encoded data stream. The phase of the input data signal is tracked by two separate feedback loops that share a common control voltage. A high speed delay-locked loop path uses a voltage controlled phase shifter to track the high frequency components of input jitter. A separate phase control loop, comprised of the VCO, tracks the low frequency components of input jitter. The initial frequency of the VCO is set by yet a third loop, which compares the VCO frequency with the input data frequency and sets the coarse tuning voltage. The jitter tracking phase-locked loop (PLL) controls the VCO by the fine-tuning control.

The delay and phase loops together track the phase of the input data signal. For example, when the clock lags input data, the phase detector drives the VCO to a higher frequency and increases the delay through the phase shifter; both of these actions serve to reduce the phase error between the clock and data. The faster clock picks up phase, while the delayed data loses phase. Because the loop filter is an integrator, the static phase error is driven to zero.

Another view of the circuit is that the phase shifter implements the zero required for frequency compensation of a second-order phase-locked loop, and this zero is placed in the feedback path and, thus, does not appear in the closed-loop transfer function. Jitter peaking in a conventional second-order phase-locked loop is caused by the presence of this zero in the closed-loop transfer function. Because this circuit has no zero in the closed-loop transfer, jitter peaking is minimized.

The delay and phase loops together simultaneously provide wideband jitter accommodation and narrow-band jitter filtering. The linearized block diagram in Figure 13 shows that the jitter transfer function,  $Z(s)/X(s)$ , is a second-order low-pass providing excellent filtering. Note that the jitter transfer has no zero, unlike an ordinary second-order phase-locked loop. This means that the main PLL has virtually zero jitter peaking (see Figure 14). This makes this circuit ideal for signal regenerator applications where jitter peaking in a cascade of regenerators can contribute to hazardous jitter accumulation.

The error transfer,  $e(s)/X(s)$ , has the same high-pass form as an ordinary phase-locked loop. This transfer function is free to be optimized to give excellent wideband jitter accommodation, because the jitter transfer function,  $Z(s)/X(s)$ , provides the narrow-band jitter filtering.



d = PHASE DETECTOR GAIN  
o = VCO GAIN  
c = LOOP INTEGRATOR  
psh = PHASE SHIFTER GAIN  
n = DIVIDE RATIO

### JITTER TRANSFER FUNCTION

$$\frac{Z(s)}{X(s)} = \frac{1}{s^2 \frac{cn}{do} + s \frac{n \text{ psh}}{o} + 1}$$

### TRACKING ERROR TRANSFER FUNCTION

$$\frac{e(s)}{X(s)} = \frac{s^2}{s^2 + s \frac{d \text{ psh}}{c} + \frac{do}{cn}}$$

Figure 13. ADN2816 PLL/DLL Architecture




Figure 14. ADN2816 Jitter Response vs. Conventional PLL

The delay and phase loops contribute to overall jitter accommodation. At low frequencies of input jitter on the data signal, the integrator in the loop filter provides high gain to track large jitter amplitudes with small phase error. In this case, the VCO is frequency modulated and jitter is tracked as in an ordinary phase-locked loop. The amount of low frequency jitter that can be tracked is a function of the VCO tuning range. A wider tuning range gives larger accommodation of low frequency jitter. The internal loop control voltage remains small for small phase errors; therefore, the phase shifter remains close to the center of its range and thus contributes little to the low frequency jitter accommodation.

At medium jitter frequencies, the gain and tuning range of the VCO are not large enough to track input jitter. In this case, the VCO control voltage becomes large and saturates, and the VCO frequency dwells at one extreme of its tuning range or at the other. The size of the VCO tuning range, therefore, has only a small effect on the jitter accommodation. The delay-locked loop control voltage is now larger, and therefore the phase shifter takes on the burden of tracking the input jitter. The phase shifter range, in UI, can be seen as a broad plateau on the jitter tolerance curve. The phase shifter has a minimum range of 2 UI at all data rates.

The gain of the loop integrator is small for high jitter frequencies; therefore, larger phase differences are needed to make the loop control voltage large enough to tune the range of the phase shifter. Large phase errors at high jitter frequencies cannot be tolerated. In this region, the gain of the integrator determines the jitter accommodation. Because the gain of the loop integrator declines linearly with frequency, jitter accommodation is lower with higher jitter frequency. At the highest frequencies, the loop gain is very small, and little tuning of the phase shifter can be expected. In this case, jitter accommodation is determined by the eye opening of the input data, the static phase error, and the residual loop jitter generation. The jitter accommodation is roughly 0.5 UI in this region. The corner frequency between the declining slope and the flat region is the closed loop bandwidth of the delay-locked loop, which is roughly 1.0 MHz at 675 Mb/s.

## FUNCTIONAL DESCRIPTION

### FREQUENCY ACQUISITION

The ADN2816 acquires frequency from the data over a range of data frequencies from 10 Mb/s to 675 Mb/s. The lock detector circuit compares the frequency of the VCO and the frequency of the incoming data. When these frequencies differ by more than 1000 ppm, LOL is asserted. This initiates a frequency acquisition cycle. The VCO frequency is reset to the bottom of its range, which is 10 MHz. The frequency detector then compares this VCO frequency and the incoming data frequency and increments the VCO frequency, if necessary. Initially, the VCO frequency is incremented in large steps to aid fast acquisition. As the VCO frequency approaches the data frequency, the step size is reduced until the VCO frequency is within 250 ppm of the data frequency, at which point LOL is deasserted.

Once LOL is deasserted, the frequency-locked loop is turned off. The PLL/DLL pulls in the VCO frequency the rest of the way until the VCO frequency equals the data frequency.

The frequency loop requires a single external capacitor between CF1 and CF2, Pin 14 and Pin 15. A  $0.47 \mu\text{F} \pm 20\%$ , X7R ceramic chip capacitor with  $< 10 \text{ nA}$  leakage current is recommended. Leakage current of the capacitor can be calculated by dividing the maximum voltage across the  $0.47 \mu\text{F}$  capacitor,  $\sim 3 \text{ V}$ , by the insulation resistance of the capacitor. The insulation resistance of the  $0.47 \mu\text{F}$  capacitor should be greater than  $300 \text{ M}\Omega$ .

### INPUT BUFFER

The input buffer has differential inputs (PIN/NIN), which are internally terminated with  $50 \Omega$  to an on-chip voltage reference ( $V_{\text{REF}} = 2.5 \text{ V}$  typically). The minimum differential input level required to achieve a BER of  $10^{-10}$  is  $200 \text{ mV p-p}$ .

### LOCK DETECTOR OPERATION

The lock detector on the ADN2816 has three modes of operation: normal mode, REFCLK mode, and static LOL mode.

#### Normal Mode

In normal mode, the ADN2816 is a continuous rate CDR that locks onto any data rate from 10 Mb/s to 675 Mb/s without the use of a reference clock as an acquisition aid. In this mode, the lock detector monitors the frequency difference between the VCO and the input data frequency, and deasserts the loss-of-lock signal, which appears on Pin 16 (LOL), when the VCO is within 250 ppm of the data frequency. This enables the D/PLL, which pulls the VCO frequency in the remaining amount and acquires phase lock. Once locked, if the input frequency error exceeds 1000 ppm (0.1%), the loss-of-lock signal is reasserted and control returns to the frequency loop, which begins a new frequency acquisition starting at the lowest point in the VCO operating range, 10 MHz. The LOL pin remains asserted until

the VCO locks onto a valid input data stream to within 250 ppm frequency error. This hysteresis is shown in Figure 15.




Figure 15. Transfer Function of LOL

#### LOL Detector Operation Using a Reference Clock

In REFCLK mode, a reference clock is used as an acquisition aid to lock the ADN2816 VCO. Lock-to-reference mode is enabled by setting CTRLA[0] to 1. The user also needs to write to the CTRLA[7:6] and CTRLA[5:2] bits to set the reference frequency range and the divide ratio of the data rate with respect to the reference frequency. For more details, see the Reference Clock (Optional) section. In this mode, the lock detector monitors the difference in frequency between the divided down VCO and the divided down reference clock. The loss-of-lock signal, which appears on Pin 16 (LOL), is deasserted when the VCO is within 250 ppm of the desired frequency. This enables the D/PLL, which pulls the VCO frequency in the remaining amount with respect to the input data and acquires phase lock. Once locked, if the input frequency error exceeds 1000 ppm (0.1%), the loss-of-lock signal is reasserted and control returns to the frequency loop, which reacquires with respect to the reference clock. The LOL pin remains asserted until the VCO frequency is within 250 ppm of the desired frequency. This hysteresis is shown in Figure 15.

#### Static LOL Mode

The ADN2816 implements a static LOL feature, which indicates if a loss-of-lock condition has ever occurred and remains asserted, even if the ADN2816 regains lock, until the static LOL bit is manually reset. The I<sup>2</sup>C register bit, MISC[4], is the static LOL bit. If there is ever an occurrence of a loss-of-lock condition, this bit is internally asserted to logic high. The MISC[4] bit remains high even after the ADN2816 has reacquired lock to a new data rate. This bit can be reset by writing a 1 followed by 0 to I<sup>2</sup>C Register Bit CTRLB[6]. Once reset, the MISC[4] bit remains deasserted until another loss-of-lock condition occurs.

Writing a 1 to I<sup>2</sup>C Register Bit CTRLB[7] causes the LOL pin, Pin 16, to become a static LOL indicator. In this mode, the LOL pin mirrors the contents of the MISC[4] bit and has the functionality described in the previous paragraph.

The CTRLB[7] bit defaults to 0. In this mode, the LOL pin operates in the normal operating mode, that is, it is asserted only when the ADN2816 is in acquisition mode and deasserts when the ADN2816 has reacquired lock.

## HARMONIC DETECTOR

The ADN2816 provides a harmonic detector, which detects whether or not the input data has changed to a lower harmonic of the data rate that the VCO is currently locked onto. For example, if the input data *instantaneously* changes from OC-12, 622.08 Mb/s to an OC-3, 155.52 Mb/s bit stream, this could be perceived as a valid OC-12 bit stream, because the OC-3 data pattern is exactly 4× slower than the OC-12 pattern. Therefore, if the change in data rate is instantaneous, a 101 pattern at OC-3 would be perceived by the ADN2816 as a 111100001111 pattern at OC-12. If the change to a lower harmonic is instantaneous, a typical CDR could remain locked at the higher data rate.

The ADN2816 implements a harmonic detector that automatically identifies whether or not the input data has switched to a lower harmonic of the data rate that the VCO is currently locked onto. When a harmonic is identified, the LOL pin is asserted and a new frequency acquisition is initiated. The ADN2816 automatically locks onto the new data rate, and the LOL pin is deasserted.

However, the harmonic detector does not detect higher harmonics of the data rate. If the input data rate switches to a higher harmonic of the data rate, then the VCO is currently locked onto, the VCO loses lock, the LOL pin is asserted, and a new frequency acquisition is initiated. The ADN2816 automatically locks onto the new data rate.

The time to detect lock to harmonic is

$$2^{16} \times (T_d/\rho)$$

where:

$1/T_d$  is the new data rate. For example, if the data rate is switched from OC-12 to OC-3, then  $T_d = 1/155.52$  MHz.

$\rho$  is the data transition density. Most coding schemes seek to ensure that  $\rho = 0.5$ , for example, PRBS, 8B/10B.

When the ADN2816 is placed in lock to reference mode, the harmonic detector is disabled.

## SQUELCH MODE

Two SQUELCH modes are available with the ADN2816. SQUELCH DATAOUT and CLKOUT mode is selected when CTRLC[1] = 0 (default mode). In this mode, when the SQUELCH input, Pin 27, is driven to a TTL high state, both the clock and data outputs are set to the zero state to suppress downstream processing. If the SQUELCH function is not required, Pin 27 should be tied to VEE.

SQUELCH DATAOUT or CLKOUT mode is selected when CTRLC[1] is 1. In this mode, when the SQUELCH input is driven to a high state, the DATAOUTN/DATAOUTP pins are squelched. When the SQUELCH input is driven to a low state, the CLKOUT pins are squelched. This is especially useful in repeater applications, where the recovered clock may not be needed.

## I<sup>2</sup>C INTERFACE

The ADN2816 supports a 2-wire, I<sup>2</sup>C compatible, serial bus driving multiple peripherals. Two inputs, serial data (SDA) and serial clock (SCK), carry information between any devices connected to the bus. Each slave device is recognized by a unique address. The ADN2816 has two possible 7-bit slave addresses for both read and write operations. The MSB of the 7-bit slave address is factory programmed to 1. B5 of the slave address is set by Pin 19, SADDR5. Slave Address Bits [4:0] are defaulted to all 0s. The slave address consists of the 7 MSBs of an 8-bit word. The LSB of the word either sets a read or write operation (see Figure 6). Logic 1 corresponds to a read operation, while Logic 0 corresponds to a write operation.

To control the device on the bus, the following protocol must be followed. First, the master initiates a data transfer by establishing a start condition, defined by a high-to-low transition on SDA while SCK remains high. This indicates that an address/data stream follows. All peripherals respond to the start condition and shift the next eight bits (the 7-bit address and the R/W bit). The bits are transferred from MSB to LSB. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This is known as an acknowledge bit. All other devices withdraw from the bus at this point and maintain an idle condition. The idle condition is where the device monitors the SDA and SCK lines waiting for the start condition and correct transmitted address. The R/W bit determines the direction of the data. Logic 0 on the LSB of the first byte means that the master writes information to the peripheral. Logic 1 on the LSB of the first byte means that the master reads information from the peripheral.

The ADN2816 acts as a standard slave device on the bus. The data on the SDA pin is eight bits long, supporting the 7-bit addresses, plus the R/W bit. The ADN2816 has eight subaddresses to enable the user-accessible internal registers (see Table 6 through Table 10). It, therefore, interprets the first byte as the device address and the second byte as the starting subaddress. Autoincrement mode is supported, allowing data to be read from or written to the starting subaddress and each subsequent address without manually addressing the subsequent subaddress. A data transfer is always terminated by a stop condition. The user can also access any unique subaddress register on a one-by-one basis without updating all registers.

Stop and start conditions can be detected at any stage of the data transfer. If these conditions are asserted out of sequence with normal read and write operations, they cause an immediate jump to the idle condition. During a given SCK high period, the user should issue one start condition, one stop condition, or a single stop condition followed by a single start condition. If an invalid subaddress is issued by the user, the ADN2816 does not issue an acknowledge and returns to the idle condition. If the user exceeds the highest subaddress while reading back in autoincrement mode, then the highest subaddress register contents continue to be output until the master device issues a no-acknowledge. This indicates the end of a read. In a no-acknowledge condition, the SDATA line is not pulled low on the ninth pulse. See Figure 7 and Figure 8 for sample read and write data transfers and Figure 9 for a more detailed timing diagram.

**REFERENCE CLOCK (OPTIONAL)**

A reference clock is not required to perform clock and data recovery with the ADN2816. However, support for an optional reference clock is provided. The reference clock can be driven differentially or single-ended. If the reference clock is not being used, then REFCLKP should be tied to VCC, and REFCLKN can be left floating or tied to VEE (the inputs are internally terminated to VCC/2). See Figure 16 through Figure 18 for sample configurations.

The REFCLK input buffer accepts any differential signal with a peak-to-peak differential amplitude of greater than 100 mV (for example, LVPECL or LVDS) or a standard single-ended low voltage TTL input, providing maximum system flexibility. Phase noise and duty cycle of the reference clock are not critical and 100 ppm accuracy is sufficient.




Figure 18. No REFCLK Configuration

The two uses of the reference clock are mutually exclusive. The reference clock can be used either as an acquisition aid for the ADN2816 to lock onto data or to measure the frequency of the incoming data to within 0.01%. (There is the capability to measure the data rate to approximately ±10% without the use of a reference clock.) The modes are mutually exclusive because, in the first use, the user knows exactly what the data rate is and wants to force the part to lock onto only that data rate; in the second use, the user does not know what the data rate is and wants to measure it.

Lock-to-reference mode is enabled by writing a 1 to I<sup>2</sup>C Register Bit CTRLA[0]. Fine data rate readback mode is enabled by writing a 1 to I<sup>2</sup>C Register Bit CTRLA[1]. Writing a 1 to both of these bits at the same time causes an indeterminate state and is not supported.

**Using the Reference Clock to Lock onto Data**

In this mode, the ADN2816 locks onto a frequency derived from the reference clock according to

$$Data\ Rate/2^{CTRLA[5:2]} = REFCLK/2^{CTRLA[7:6]}$$

The user must know exactly what the data rate is and provide a reference clock that is a function of this rate. The ADN2816 can still be used as a continuous rate device in this configuration, provided that the user has the ability to provide a reference clock that has a variable frequency (see Application Note AN-632).

The reference clock can be anywhere between 10 MHz and 160 MHz. By default, the ADN2816 expects a reference clock of between 10 MHz and 20 MHz. If it is between 20 MHz and 40 MHz, 40 MHz and 80 MHz, or 80 MHz and 160 MHz, the user needs to configure the ADN2816 to use the correct reference frequency range by setting two bits of the CTRLA register, CTRLA[7:6].

**Table 11. CTRLA Settings**

CTRLA[7:6]	Range (MHz)	CTRLA[5:2]	Ratio
00	10 to 20	0000	1
01	20 to 40	0001	2
10	40 to 80	n	2 <sup>n</sup>
11	80 to 160	1000	256




Figure 16. Differential REFCLK Configuration




Figure 17. Single-Ended REFCLK Configuration

The user can specify a fixed integer multiple of the reference clock to lock onto using CTRLA[5:2], where CTRLA should be set to the data rate/DIV\_FREF, where DIV\_FREF represents the divided-down reference referred to the 10 MHz to 20 MHz band. For example, if the reference clock frequency is 38.88 MHz and the input data rate is 622.08 Mb/s, then CTRLA[7:6] is set to [01] to give a divided-down reference clock of 19.44 MHz. CTRLA[5:2] is set to [0101], that is, 5, because

$$622.08 \text{ Mb/s} / 19.44 \text{ MHz} = 2^5$$

In this mode, if the ADN2816 loses lock for any reason, it relocks onto the reference clock and continues to output a stable clock.

While the ADN2816 is operating in lock-to-reference mode, if the user ever changes the reference frequency, the FREF range (CTRLA[7:6]) or the FREF ratio (CTRLA[5:2]), this must be followed by writing a 0 to 1 transition into the CTRLA[0] bit to initiate a new lock-to-reference command.

**Using the Reference Clock to Measure Data Frequency**

The user can also provide a reference clock to measure the recovered data frequency. In this case, the user provides a reference clock, and the ADN2816 compares the frequency of the incoming data to the incoming reference clock and returns a ratio of the two frequencies to 0.01% (100 ppm). The accuracy error of the reference clock is added to the accuracy of the ADN2816 data rate measurement. For example, if a 100 ppm accuracy reference clock is used, the total accuracy of the measurement is within 200 ppm.

The reference clock can range from 10 MHz and 160 MHz. The ADN2816 expects a reference clock between 10 MHz and 20 MHz by default. If it is between 20 MHz and 40 MHz, 40 MHz and 80 MHz, or 80 MHz and 160 MHz, the user needs to configure the ADN2816 to use the correct reference frequency range by setting two bits of the CTRLA register, CTRLA[7:6]. Using the reference clock to determine the frequency of the incoming data does not affect the manner in which the part locks onto data. In this mode, the reference clock is used only to determine the frequency of the data. For this reason, the user does not need to know the data rate to use the reference clock in this manner.

Prior to reading back the data rate using the reference clock, the CTRLA[7:6] bits must be set to the appropriate frequency range with respect to the reference clock being used. A fine data rate readback is then executed as follows:

1. Write a 1 to CTRLA[1]. This enables the fine data rate measurement capability of the ADN2816. This bit is level sensitive and does not need to be reset to perform subsequent frequency measurements.
2. Reset MISC[2] by writing a 1 followed by a 0 to CTRLB[3]. This initiates a new data rate measurement.
3. Read back MISC[2]. If it is 0, the measurement is not complete. If it is 1, the measurement is complete and the data rate can be read back on FREQ[22:0]. The time for a data rate measurement is typically 80 ms.
4. Read back the data rate from Registers FREQ2[6:0], FREQ1[7:0], and FREQ0[7:0].

The data rate can be determined by

$$f_{\text{DATARATE}} = (FREQ[22..0] \times f_{\text{REFCLK}}) / 2^{(14 + \text{SEL\_RATE})}$$

where:

FREQ[22:0] is the reading from FREQ2[6:0] MSByte, FREQ1[7:0], and FREQ0[7:0] LSByte.

fDATARATE is the data rate (Mb/s).

fREFCLK is the REFCLK frequency (MHz).

SEL\_RATE is the setting from CTRLA[7:6].

For example, if the reference clock frequency is 32 MHz, SEL\_RATE = 1, since the CTRLA[7:6] setting is [01], because the reference frequency falls into the 20 MHz to 40 MHz range. Assume for this example that the input data rate is 622.08 Mb/s (OC-12). After following Step 1 through Step 4, the value that is read back on FREQ[22:0] = 0x9B851, which is equal to 637 × 10<sup>3</sup>. Plugging this value into the equation yields

$$637e3 \times 32e6 / 2^{(14+1)} = 622.08 \text{ Mb/s}$$

If subsequent frequency measurements are required, CTRLA[1] should remain set to 1. It does not need to be reset. The measurement process is reset by writing a 1 followed by a 0 to CTRLB[3]. This initiates a new data rate measurement. Follow Step 2 through Step 4 to read back the new data rate.

Note that a data rate readback is valid only if LOL is low. If LOL is high, the data rate readback is invalid.

Table 12.

D22	D21...D17	D16	D15	D14...D9	D8	D7	D6...D1	D0
FREQ2[6:0]			FREQ1[7:0]			FREQ0[7:0]		



**Additional Features Available via the I<sup>2</sup>C Interface**  
**Coarse Data Rate Readback**

The data rate can be read back over the I<sup>2</sup>C interface to approximately  $\pm 10\%$  without the need of an external reference clock. A 9-bit register, COARSE\_RD[8:0], can be read back when LOL is deasserted. The eight MSBs of this register are the contents of the RATE[7:0] register. The LSB of the COARSE\_RD register is Bit MISC[0].

Table 13 provides coarse data rate readback to within  $\pm 10\%$ .

**System Reset**

A frequency acquisition can be initiated by writing a 1 followed by a 0 to the I<sup>2</sup>C Register Bit CTRLB[5]. This initiates a new frequency acquisition while keeping the ADN2816 in the operating mode that it was previously programmed to in Registers CTRL[A], CTRL[B], and CTRL[C].

# APPLICATIONS INFORMATION

## PCB DESIGN GUIDELINES

Proper RF PCB design techniques must be used for optimal performance.

### Power Supply Connections and Ground Planes

Use of one low impedance ground plane is recommended. The VEE pins should be soldered directly to the ground plane to reduce series inductance. If the ground plane is an internal plane and connections to the ground plane are made through vias, multiple vias can be used in parallel to reduce the series inductance, especially on Pin 23, which is the ground return for the output buffers. The exposed pad should be connected to the GND plane using plugged vias so that solder does not leak through the vias during reflow.

Use of a 22  $\mu\text{F}$  electrolytic capacitor between VCC and VEE is recommended at the location where the 3.3 V supply enters the PCB. When using 0.1  $\mu\text{F}$  and 1 nF ceramic chip capacitors, they should be placed between the IC power supply VCC and VEE, as close as possible to the ADN2816 VCC pins.

If connections to the supply and ground are made through vias, the use of multiple vias in parallel helps to reduce series inductance, especially on Pin 24, which supplies power to the high speed CLKOUTP/CLKOUTN and DATAOUTP/DATAOUTN output buffers. Refer to Figure 19 for the recommended connections.

By using adjacent power supply and GND planes, excellent high frequency decoupling can be realized by using close spacing between the planes. This capacitance is given by

$$C_{\text{PLANE}} = 0.88\epsilon_r A/d \text{ (pF)}$$

where:

$\epsilon_r$  is the dielectric constant of the PCB material.

A is the area of the overlap of power and GND planes ( $\text{cm}^2$ ).

d is the separation between planes (mm).

For FR-4,  $\epsilon_r = 4.4$  mm and 0.25 mm spacing,  $C \sim 15 \text{ pF/cm}^2$ .




Figure 19. Typical ADN2816 Applications Circuit

### Transmission Lines

Use of 50 Ω transmission lines is required for all high frequency input and output signals to minimize reflections: PIN, NIN, CLKOUTP, CLKOUTN, DATAOUTP, and DATAOUTN (also REFCLKP and REFCLKN, if a high frequency reference clock is used, such as 155 MHz). It is also necessary for the PIN/NIN input traces to be matched in length, and the CLKOUTP/CLKOUTN and DATAOUTP/DATAOUTN output traces to be matched in length to avoid skew between the differential traces.

The high speed inputs, PIN and NIN, are internally terminated with 50 Ω to an internal reference voltage (see Figure 20).

A 0.1 μF is recommended between VREF, Pin 3, and GND to provide an ac ground for the inputs.

As with any high speed mixed-signal design, take care to keep all high speed digital traces away from sensitive analog nodes.




Figure 20. ADN2816 AC-Coupled Input Configuration

### Soldering Guidelines for Lead Frame Chip Scale Package

The lands on the 32-lead LFCSP are rectangular. The printed circuit board (PCB) pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. The land should be centered on the pad. This ensures that the solder joint size is maximized. The bottom of the chip scale package has a central exposed pad. The pad on the PCB should be at least as large as this exposed pad. The user must connect the exposed pad to VEE using plugged vias so that solder does not leak through the vias during reflow. This ensures a solid connection from the exposed pad to VEE.

### Choosing AC Coupling Capacitors

AC coupling capacitors at the input (PIN, NIN) and output (DATAOUTP, DATAOUTN) of the ADN2816 must be chosen such that the device works properly over the full range of data rates used in the application. When choosing the capacitors, the time constant formed with the two 50 Ω resistors in the signal path must be considered. When a large number of consecutive identical digits (CIDs) are applied, the capacitor voltage can droop due to baseline wander (see Figure 21), causing pattern-dependent jitter (PDJ).

The user must determine how much droop is tolerable and choose an ac coupling capacitor based on that amount of droop. The amount of PDJ can then be approximated based on the capacitor selection. The actual capacitor value selection can require some trade-offs between droop and PDJ.

For example, assuming 2% droop can be tolerated, then the maximum differential droop is 4%. Normalizing to V<sub>p-p</sub>:

$$\text{Droop} = \Delta V = 0.04 V = 0.5 V_{p-p} (1 - e^{-t/\tau}); \text{ therefore, } \tau = 12t$$

where:

$\tau$  is the RC time constant (C is the ac coupling capacitor, R = 100 Ω seen by C).

t is the total discharge time, which is equal to nT.

n is the number of CIDs.

T is the bit period.

The capacitor value can then be calculated by combining the equations for  $\tau$  and t:

$$C = 12 nT/R$$

Once the capacitor value is selected, the PDJ can be approximated as


$$PDJ_{pspp} = 0.5t_r (1 - e^{(-nT/RC)}) / 0.6$$

where:

$PDJ_{pspp}$  is the amount of pattern-dependent jitter allowed; < 0.01 UI p-p typical.

$t_r$  is the rise time, which is equal to 0.22/BW, where BW ~ 0.7 (bit rate).

Note that this expression for  $t_r$  is accurate only for the inputs. The output rise time for the ADN2816 is ~100 ps, regardless of data rate.



**NOTES:**

1. DURING DATA PATTERNS WITH HIGH TRANSITION DENSITY, DIFFERENTIAL DC VOLTAGE AT V1 AND V2 IS ZERO.
2. WHEN THE OUTPUT OF THE TIA GOES TO CID, V1 AND V1b ARE DRIVEN TO DIFFERENT DC LEVELS. V2 AND V2b DISCHARGE TO THE VREF LEVEL, WHICH EFFECTIVELY INTRODUCES A DIFFERENTIAL DC OFFSET ACROSS THE AC COUPLING CAPACITORS.
3. WHEN THE BURST OF DATA STARTS AGAIN, THE DIFFERENTIAL DC OFFSET ACROSS THE AC COUPLING CAPACITORS IS APPLIED TO THE INPUT LEVELS CAUSING A DC SHIFT IN THE DIFFERENTIAL INPUT. THIS SHIFT IS LARGE ENOUGH SUCH THAT ONE OF THE STATES, EITHER HIGH OR LOW DEPENDING ON THE LEVELS OF V1 AND V1b WHEN THE TIA WENT TO CID, IS CANCELED OUT. THE QUANTIZER DOES NOT RECOGNIZE THIS AS A VALID STATE.
4. THE DC OFFSET SLOWLY DISCHARGES UNTIL THE DIFFERENTIAL INPUT VOLTAGE EXCEEDS THE SENSITIVITY OF THE ADN2816. THE QUANTIZER CAN RECOGNIZE BOTH HIGH AND LOW STATES AT THIS POINT.

Figure 21. Example of Baseline Wander

04948-0-027

## COARSE DATA RATE READBACK LOOK-UP TABLE


Code is the 9-bit value read back from COARSE\_RD[8:0].

Table 13. Look-Up Table

Code	F <sub>MID</sub>	Code	F <sub>MID</sub>	Code	F <sub>MID</sub>	Code	F <sub>MID</sub>
0	5.3745e+06	48	1.5333e+07	96	4.2996e+07	144	1.2266e+08
1	5.3741e+06	49	1.5332e+07	97	4.2993e+07	145	1.2266e+08
2	5.4793e+06	50	1.5643e+07	98	4.3834e+07	146	1.2515e+08
3	5.5912e+06	51	1.5976e+07	99	4.4729e+07	147	1.2781e+08
4	5.7111e+06	52	1.6333e+07	100	4.5688e+07	148	1.3067e+08
5	5.8391e+06	53	1.6714e+07	101	4.6713e+07	149	1.3371e+08
6	5.9760e+06	54	1.7123e+07	102	4.7808e+07	150	1.3699e+08
7	6.1215e+06	55	1.7561e+07	103	4.8972e+07	151	1.4049e+08
8	6.2780e+06	56	1.8033e+07	104	5.0224e+07	152	1.4427e+08
9	6.4565e+06	57	1.8570e+07	105	5.1652e+07	153	1.4856e+08
10	6.6391e+06	58	1.9122e+07	106	5.3113e+07	154	1.5297e+08
11	6.8372e+06	59	1.9718e+07	107	5.4698e+07	155	1.5774e+08
12	7.0520e+06	60	2.0367e+07	108	5.6416e+07	156	1.6293e+08
13	7.2868e+06	61	2.1070e+07	109	5.8295e+07	157	1.6856e+08
14	7.5424e+06	62	2.1835e+07	110	6.0339e+07	158	1.7468e+08
15	7.8220e+06	63	2.2664e+07	111	6.2576e+07	159	1.8131e+08
16	7.6663e+06	64	2.1498e+07	112	6.1331e+07	160	1.7198e+08
17	7.6659e+06	65	2.1496e+07	113	6.1328e+07	161	1.7197e+08
18	7.8217e+06	66	2.1917e+07	114	6.2574e+07	162	1.7534e+08
19	7.9880e+06	67	2.2365e+07	115	6.3904e+07	163	1.7892e+08
20	8.1667e+06	68	2.2844e+07	116	6.5334e+07	164	1.8275e+08
21	8.3570e+06	69	2.3357e+07	117	6.6856e+07	165	1.8685e+08
22	8.5616e+06	70	2.3904e+07	118	6.8493e+07	166	1.9123e+08
23	8.7805e+06	71	2.4486e+07	119	7.0244e+07	167	1.9589e+08
24	9.0166e+06	72	2.5112e+07	120	7.2133e+07	168	2.0089e+08
25	9.2849e+06	73	2.5826e+07	121	7.4279e+07	169	2.0661e+08
26	9.5608e+06	74	2.6556e+07	122	7.6486e+07	170	2.1245e+08
27	9.8591e+06	75	2.7349e+07	123	7.8872e+07	171	2.1879e+08
28	1.0183e+07	76	2.8208e+07	124	8.1467e+07	172	2.2566e+08
29	1.0535e+07	77	2.9147e+07	125	8.4279e+07	173	2.3318e+08
30	1.0918e+07	78	3.0170e+07	126	8.7341e+07	174	2.4136e+08
31	1.1332e+07	79	3.1288e+07	127	9.0657e+07	175	2.5030e+08
32	1.0749e+07	80	3.0665e+07	128	8.5991e+07	176	2.4532e+08
33	1.0748e+07	81	3.0664e+07	129	8.5986e+07	177	2.4531e+08
34	1.0959e+07	82	3.1287e+07	130	8.7668e+07	178	2.5029e+08
35	1.1182e+07	83	3.1952e+07	131	8.9458e+07	179	2.5562e+08
36	1.1422e+07	84	3.2667e+07	132	9.1377e+07	180	2.6134e+08
37	1.1678e+07	85	3.3428e+07	133	9.3426e+07	181	2.6742e+08
38	1.1952e+07	86	3.4246e+07	134	9.5616e+07	182	2.7397e+08
39	1.2243e+07	87	3.5122e+07	135	9.7944e+07	183	2.8098e+08
40	1.2556e+07	88	3.6066e+07	136	1.0045e+08	184	2.8853e+08
41	1.2913e+07	89	3.7140e+07	137	1.0330e+08	185	2.9712e+08
42	1.3278e+07	90	3.8243e+07	138	1.0623e+08	186	3.0594e+08
43	1.3674e+07	91	3.9436e+07	139	1.0940e+08	187	3.1549e+08
44	1.4104e+07	92	4.0733e+07	140	1.1283e+08	188	3.2587e+08
45	1.4574e+07	93	4.2140e+07	141	1.1659e+08	189	3.3712e+08
46	1.5085e+07	94	4.3671e+07	142	1.2068e+08	190	3.4936e+08
47	1.5644e+07	95	4.5328e+07	143	1.2515e+08	191	3.6263e+08

Code	F <sub>MID</sub>	Code	F <sub>MID</sub>	Code	F <sub>MID</sub>	Code	F <sub>MID</sub>
192	3.4397e+08	202	4.2490e+08	212	5.2267e+08	222	6.9873e+08
193	3.4394e+08	203	4.3758e+08	213	5.3485e+08	223	7.2525e+08
194	3.5067e+08	204	4.5133e+08	214	5.4794e+08	224	6.8793e+08
195	3.5783e+08	205	4.6636e+08	215	5.6195e+08	225	6.8789e+08
196	3.6551e+08	206	4.8272e+08	216	5.7706e+08	226	7.0135e+08
197	3.7370e+08	207	5.0061e+08	217	5.9423e+08	227	7.1567e+08
198	3.8247e+08	208	4.9064e+08	218	6.1189e+08	228	7.3102e+08
199	3.9177e+08	209	4.9062e+08	219	6.3098e+08	229	7.4741e+08
200	4.0179e+08	210	5.0059e+08	220	6.5173e+08	230	7.6493e+08
201	4.1322e+08	211	5.1123e+08	221	6.7423e+08	231	7.8355e+08

### OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.  
 Figure 22. 32-Lead Lead Frame Chip Scale Package [LFCSP\_WQ]  
 5 mm × 5 mm Body, Very Very Thin Quad  
 (CP-32-7)  
 Dimensions shown in millimeters

112408-A

### ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADN2816ACPZ	-40°C to +85°C	32-Lead LFCSP_WQ	CP-32-7
ADN2816ACPZ-500RL7	-40°C to +85°C	32-Lead LFCSP_WQ, 7" Tape-Reel, 500 pieces	CP-32-7
ADN2816ACPZ-RL7	-40°C to +85°C	32-Lead LFCSP_WQ, 7" Tape-Reel, 1,500 pieces	CP-32-7
EVAL-ADN2816EBZ		Evaluation Board	

<sup>1</sup> Z = RoHS Compliant Part.

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[ADN2816ACPZ](#) [ADN2816ACPZ-500RL7](#) [ADN2816ACPZ-RL7](#)