

The device contains 13 active transistors.



MAXIMUM RATINGS (Full operating ambient temperature range applies, unless otherwise noted)

Rating		Symbol	Value	Unit
Cathode to Anode Voltage		V _{KA}	18	V
Cathode Current Range, Continuous		۱ _K	-20 to 25	mA
Reference Input Current Range, Continuous		I _{ref}	-0.05 to 10	mA
Thermal Characteristics LP Suffix Package, TO-92-3 Package				°C/W
Thermal Resistance, Junction-to-Ambient Thermal Resistance, Junction-to-Case SN Suffix Package, TSOP-5 Package		$R_{ hetaJA}$ $R_{ hetaJC}$	178 83	
Thermal Resistance, Junction-to-Ambient SN1 Suffix Package, SOT-23-3 Package		$R_{ hetaJA}$	226	
Thermal Resistance, Junction-to-Ambient		$R_{ hetaJA}$	491	
Operating Junction Temperature		TJ	150	°C
Operating Ambient Temperature Range	TLV431 NCV431, SCV431	T _A	- 40 to 85 - 40 to 125	°C
Storage Temperature Range		T _{stg}	-65 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

NOTE: This device series contains ESD protection and exceeds the following tests:

Human Body Model 2000 V per JEDEC JESD22-A114F, Machine Model Method 200 V per JEDEC JESD22-A115C,

Charged Device Method 1000 V per JEDEC JESD22–C101E. This device contains latch-up protection and exceeds ±100 mA per JEDEC standard JESD78.

$$P_{D} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

RECOMMENDED OPERATING CONDITIONS


Condition	Symbol	Min	Мах	Unit
Cathode to Anode Voltage	V _{KA}	V _{ref}	16	V
Cathode Current	۱ _K	0.1	20	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

		-	TLV431A		TLV431B			
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Reference Voltage (Figure 3) $(V_{KA} = V_{ref}, I_K = 10 \text{ mA}, T_A = 25^{\circ}\text{C})$ $(T_A = T_{low} \text{ to } T_{high}, \text{ Note 1})$	V _{ref}	1.228 1.215	1.240 -	1.252 1.265	1.234 1.228	1.240 -	1.246 1.252	V
Reference Input Voltage Deviation Over Temperature (Figure 3) $(V_{KA} = V_{ref}, I_{K} = 10 \text{ mA}, T_{A} = T_{low} \text{ to } T_{high}, \text{ Notes 1, 2, 3})$	ΔV_{ref}	-	7.2	20	_	7.2	20	mV
Ration of Reference Input Voltage Change to Cathode Voltage Change (Figure 4) $(V_{KA} = V_{ref} \text{ to } 16 \text{ V}, I_{K} = 10 \text{ mA})$	$\frac{\Delta V_{\text{ref}}}{\Delta V_{\text{KA}}}$	_	-0.6	-1.5	_	-0.6	-1.5	$\frac{mV}{V}$
Reference Terminal Current (Figure 4) ($I_K = 10 \text{ mA}, \text{ R1} = 10 \text{ k}\Omega, \text{ R2} = \text{open}$)	I _{ref}	-	0.15	0.3	-	0.15	0.3	μΑ
Reference Input Current Deviation Over Temperature (Figure 4) $(I_{K} = 10 \text{ mA}, \text{R1} = 10 \text{ k}\Omega, \text{R2} = \text{open}, \text{Notes 1, 2, 3})$	ΔI_{ref}	-	0.04	0.08	-	0.04	0.08	μΑ
Minimum Cathode Current for Regulation (Figure 3)	I _{K(min})	-	30	80	-	30	80	μA
$ \begin{array}{l} \text{Off-State Cathode Current (Figure 5)} \\ (\text{V}_{\text{KA}} = 6.0 \text{ V}, \text{V}_{\text{ref}} = 0) \\ (\text{V}_{\text{KA}} = 16 \text{ V}, \text{V}_{\text{ref}} = 0) \end{array} $	I _{K(off)}	-	0.01 0.012	0.04 0.05		0.01 0.012	0.04 0.05	μΑ
Dynamic Impedance (Figure 3) (V _{KA} = V _{ref} , I _K =0.1 mA to 20 mA, f \leq 1.0 kHz, Note 4)	Z _{KA}	-	0.25	0.4	-	0.25	0.4	Ω

1. Ambient temperature range: $T_{low} = -40^{\circ}C$, $T_{high} = 85^{\circ}C$. 2. Guaranteed but not tested.

3. The deviation parameters ΔV_{ref} and ΔI_{ref} are defined as the difference between the maximum value and minimum value obtained over the full operating ambient temperature range that applied.



The average temperature coefficient of the reference input voltage, αV_{ref} is defined as:

$$\alpha V_{\text{ref}} \left(\frac{\text{ppm}}{^{\circ}\text{C}}\right) = \frac{\left(\frac{(\Delta V_{\text{ref}})}{V_{\text{ref}} (T_{\text{A}} = 25^{\circ}\text{C})} \times 10^{6}\right)}{\Delta T_{\text{A}}}$$

 αV_{ref} can be positive or negative depending on whether V_{ref} Min or V_{ref} Max occurs at the lower ambient temperature, refer to Figure 8. Example: ΔV_{ref} = 7.2 mV and the slope is positive,

V_{ref} @ 25°C = 1.241 V $\Delta T_A = 125^{\circ}C$

$$\alpha V_{ref} \left(\frac{ppm}{^{\circ}C}\right) = \frac{\frac{0.0072}{1.241} \times 10^{6}}{125} = 46 \text{ ppm/}^{\circ}C$$

4. The dynamic impedance $Z_{\mbox{KA}}$ is defined as:

$$|Z_{KA}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$$


$$|Z_{\text{KA}'}| \ = \ |Z_{\text{KA}}| \ \times \left(1 \ + \frac{\text{R1}}{\text{R2}}\right)$$

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

		TLV431C			
Characteristic	Symbol	Min	Тур	Max	Unit
Reference Voltage (Figure 3) ($V_{KA} = V_{ref}$, $I_K = 10$ mA, $T_A = 25^{\circ}$ C) ($T_A = T_{low}$ to T_{high} , Note 5)	V _{ref}	1.237 1.228	1.240	1.243 1.252	V
Reference Input Voltage Deviation Over Temperature (Figure 3) $(V_{KA} = V_{ref}, I_K = 10 \text{ mA}, T_A = T_{low} \text{ to } T_{high}, \text{ Notes 5, 6, 7})$	ΔV_{ref}	-	7.2	20	mV
Ration of Reference Input Voltage Change to Cathode Voltage Change (Figure 4) $(V_{KA} = V_{ref} \text{ to } 16 \text{ V}, I_K = 10 \text{ mA})$	$\frac{\Delta V_{\text{ref}}}{\Delta V_{\text{KA}}}$	-	-0.6	-1.5	$\frac{mV}{V}$
Reference Terminal Current (Figure 4) $(I_K = 10 \text{ mA}, \text{ R1} = 10 \text{ k}\Omega, \text{ R2} = \text{open})$	I _{ref}	-	0.15	0.3	μA
Reference Input Current Deviation Over Temperature (Figure 4) $(I_{K} = 10 \text{ mA}, \text{ R1} = 10 \text{ k}\Omega, \text{ R2} = \text{open}, \text{ Notes 5, 6, 7})$	ΔI_{ref}	-	0.04	0.08	μA
Minimum Cathode Current for Regulation (Figure 3)	I _{K(min})	-	30	80	μA
Off-State Cathode Current (Figure 5) $(V_{KA} = 6.0 \text{ V}, V_{ref} = 0)$ $(V_{KA} = 16 \text{ V}, V_{ref} = 0)$	I _{K(off)}		0.01 0.012	0.04 0.05	μΑ
Dynamic Impedance (Figure 3) (V _{KA} = V _{ref} , I _K = 0.1 mA to 20 mA, f \leq 1.0 kHz, Note 8)	Z _{KA}	-	0.25	0.4	Ω

5. Ambient temperature range: $T_{low} = -40^{\circ}C$, $T_{high} = 85^{\circ}C$. 6. Guaranteed but not tested.

7. The deviation parameters ΔV_{ref} and ΔI_{ref} are defined as the difference between the maximum value and minimum value obtained over the full operating ambient temperature range that applied.



The average temperature coefficient of the reference input voltage, αV_{ref} is defined as:

$$\alpha V_{ref} \left(\frac{ppm}{^{\circ}C} \right) = \frac{\left(\frac{(\Delta V_{ref})}{V_{ref} (T_{A} = 25^{\circ}C)} \times 10^{6} \right)}{\Delta T_{A}}$$

aV_{ref} can be positive or negative depending on whether V_{ref} Min or V_{ref} Max occurs at the lower ambient temperature, refer to Figure 8. Example: ΔV_{ref} = 7.2 mV and the slope is positive,

 $V_{ref} @ 25^{\circ}C = 1.241 V$ $\Delta T_A = 125^{\circ}C$

$$\alpha V_{ref} \left(\frac{ppm}{^{\circ}C}\right) = \frac{\frac{0.0072}{1.241} \times 10^{6}}{125} = 46 \text{ ppm}/^{\circ}C$$

8. The dynamic impedance Z_{KA} is defined as:

$$|Z_{KA}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$$

$$|Z_{\text{KA}'}| = |Z_{\text{KA}}| \times \left(1 + \frac{\text{R1}}{\text{R2}}\right)$$

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted. NCV prefix indicates TSOP package device. SCV prefix indicates SOT–23 package device.)

		NCV431A, SCV431A			
Characteristic	Symbol	Min	Тур	Max	Unit
Reference Voltage (Figure 3) $(V_{KA} = V_{ref}, I_K = 10 \text{ mA}, T_A = 25^{\circ}\text{C})$ $(T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C})$ $(T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C})$	V _{ref}	1.228 1.215 1.211	1.240 _ _	1.252 1.265 1.265	V
Reference Input Voltage Deviation Over Temperature (Figure 3) $(V_{KA} = V_{ref}, I_{K} = 10 \text{ mA}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}, \text{ Notes } 9, 10)$ $(V_{KA} = V_{ref}, I_{K} = 10 \text{ mA}, T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}, \text{ Notes } 9, 10)$	ΔV_{ref}	-	7.2 7.2	20 24	mV
Ration of Reference Input Voltage Change to Cathode Voltage Change (Figure 4) $(V_{KA} = V_{ref} \text{ to } 16 \text{ V}, I_{K} = 10 \text{ mA})$	$\frac{\Delta V_{\text{ref}}}{\Delta V_{\text{KA}}}$	_	-0.6	-1.5	$\frac{mV}{V}$
Reference Terminal Current (Figure 4) ($I_K = 10 \text{ mA}, \text{ R1} = 10 \text{ k}\Omega, \text{ R2} = \text{open}$)	I _{ref}	_	0.15	0.3	μA
Reference Input Current Deviation Over Temperature (Figure 4) ($I_K = 10 \text{ mA}, \text{ R1} = 10 \text{ k}\Omega, \text{ R2} = \text{open}, T_A = -40^\circ\text{C} \text{ to } 85^\circ\text{C}, \text{ Notes } 9, 10$) ($I_K = 10 \text{ mA}, \text{ R1} = 10 \text{ k}\Omega, \text{ R2} = \text{open}, T_A = -40^\circ\text{C} \text{ to } 125^\circ\text{C}, \text{ Notes } 9, 10$)	ΔI_{ref}		0.04 _	0.08 0.10	μΑ
Minimum Cathode Current for Regulation (Figure 3)	I _{K(min})	-	30	80	μA
$ \begin{array}{l} \text{Off-State Cathode Current (Figure 5)} \\ (\text{V}_{\text{KA}} = 6.0 \text{ V}, \text{V}_{\text{ref}} = 0) \\ (\text{V}_{\text{KA}} = 16 \text{ V}, \text{V}_{\text{ref}} = 0) \end{array} $	I _{K(off)}		0.01 0.012	0.04 0.05	μΑ
Dynamic Impedance (Figure 3) (V _{KA} = V _{ref} , I _K =0.1 mA to 20 mA, f \leq 1.0 kHz, Note 11)	Z _{KA}	_	0.25	0.4	Ω

9. Guaranteed but not tested.

10. The deviation parameters ΔV_{ref} and ΔI_{ref} are defined as the difference between the maximum value and minimum value obtained over the full operating ambient temperature range that applied.

 V_{ref} Max V_{ref} Min V_{ref} Min T_1 Ambient Temperature T_2

The average temperature coefficient of the reference input voltage, αV_{ref} is defined as:

$$\alpha V_{\text{ref}} \left(\frac{\text{ppm}}{^{\circ}\text{C}}\right) = \frac{\left(\frac{(\Delta V_{\text{ref}})}{V_{\text{ref}} (T_{\text{A}} = 25^{\circ}\text{C})} \times 10^{6}\right)}{\Delta T_{\text{A}}}$$

 αV_{ref} can be positive or negative depending on whether V_{ref} Min or V_{ref} Max occurs at the lower ambient temperature, refer to Figure 8.

Example: $\Delta V_{ref} = 7.2 \text{ mV}$ and the slope is positive,

 $V_{ref} @ 25^{\circ}C = 1.241 V$ $\Delta T_A = 125^{\circ}C$

$$\alpha V_{ref} \left(\frac{ppm}{^{\circ}C} \right) = \frac{\frac{0.0072}{1.241} \times 10^{6}}{125} = 46 \text{ ppm/}^{\circ}C$$

11. The dynamic impedance $Z_{\mbox{\scriptsize KA}}$ is defined as:

$$|Z_{KA}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$$

$$|Z_{\text{KA}'}| = |Z_{\text{KA}}| \times \left(1 + \frac{\text{R1}}{\text{R2}}\right)$$

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted. NCV prefix indicates TSOP package device. SCV prefix indicates SOT–23 package device.)

		NCV431B, SCV431B			
Characteristic	Symbol	Min	Тур	Max	Unit
Reference Voltage (Figure 3) $(V_{KA} = V_{ref}, I_K = 10 \text{ mA}, T_A = 25^{\circ}\text{C})$ $(T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C})$ $(T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C})$	V _{ref}	1.234 1.228 1.224	1.240 _ _	1.246 1.252 1.252	V
Reference Input Voltage Deviation Over Temperature (Figure 3) ($V_{KA} = V_{ref}$, I_{K} = 10 mA, $T_{A} = -40^{\circ}$ C to 85°C, Notes 9, 10) ($V_{KA} = V_{ref}$, I_{K} = 10 mA, $T_{A} = -40^{\circ}$ C to 125°C, Notes 9, 10)	ΔV_{ref}		7.2 7.2	20 24	mV
Ration of Reference Input Voltage Change to Cathode Voltage Change (Figure 4) $(V_{KA} = V_{ref} \text{ to } 16 \text{ V}, I_{K} = 10 \text{ mA})$	$\frac{\Delta V_{\text{ref}}}{\Delta V_{\text{KA}}}$	_	-0.6	-1.5	$\frac{mV}{V}$
Reference Terminal Current (Figure 4) ($I_K = 10 \text{ mA}, \text{ R1} = 10 \text{ k}\Omega, \text{ R2} = \text{open}$)	I _{ref}	_	0.15	0.3	μΑ
Reference Input Current Deviation Over Temperature (Figure 4) ($I_K = 10 \text{ mA}, \text{ R1} = 10 \text{ k}\Omega, \text{ R2} = \text{open}, T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}, \text{ Notes } 12, 13$) ($I_K = 10 \text{ mA}, \text{ R1} = 10 \text{ k}\Omega, \text{ R2} = \text{open}, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}, \text{ Notes } 12, 13$)	ΔI_{ref}		0.04	0.08 0.10	μΑ
Minimum Cathode Current for Regulation (Figure 3)	I _{K(min})	-	30	80	μA
$ \begin{array}{l} \text{Off-State Cathode Current (Figure 5)} \\ (\text{V}_{\text{KA}} = 6.0 \text{ V}, \text{V}_{\text{ref}} = 0) \\ (\text{V}_{\text{KA}} = 16 \text{ V}, \text{V}_{\text{ref}} = 0) \end{array} $	I _{K(off)}		0.01 0.012	0.04 0.05	μΑ
Dynamic Impedance (Figure 3) (V _{KA} = V _{ref} , I _K =0.1 mA to 20 mA, f \leq 1.0 kHz, Note 14)	Z _{KA}	_	0.25	0.4	Ω

12. Guaranteed but not tested.

13. The deviation parameters ΔV_{ref} and ΔI_{ref} are defined as the difference between the maximum value and minimum value obtained over the full operating ambient temperature range that applied.

 V_{ref} Max V_{ref} Min V_{ref} Min T_1 Ambient Temperature T_2

The average temperature coefficient of the reference input voltage, αV_{ref} is defined as:

$$\alpha V_{\text{ref}} \left(\frac{\text{ppm}}{^{\circ}\text{C}}\right) = \frac{\left(\frac{(\Delta V_{\text{ref}})}{V_{\text{ref}} (T_{\text{A}} = 25^{\circ}\text{C})} \times 10^{6}\right)}{\Delta T_{\text{A}}}$$

 αV_{ref} can be positive or negative depending on whether V_{ref} Min or V_{ref} Max occurs at the lower ambient temperature, refer to Figure 8.

Example: $\Delta V_{ref} = 7.2 \text{ mV}$ and the slope is positive,


 $V_{ref} @ 25^{\circ}C = 1.241 V$ $\Delta T_A = 125^{\circ}C$


$$\alpha V_{ref} \left(\frac{ppm}{^{\circ}C} \right) = \frac{\frac{0.0072}{1.241} \times 10^{6}}{125} = 46 \text{ ppm/}^{\circ}C$$

14. The dynamic impedance $Z_{\mbox{KA}}$ is defined as:

$$|z_{KA}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$$

$$|Z_{KA'}| = |Z_{KA}| \times \left(1 + \frac{R1}{R2}\right)$$








Figure 16. Spectral Noise Density




Figure 18. Stability Boundary Conditions

Stability

Figures 18 and 19 show the stability boundaries and circuit configurations for the worst case conditions with the load capacitance mounted as close as possible to the device. The required load capacitance for stable operation can vary depending on the operating temperature and capacitor





Figure 17. Pulse Response




Unstable Regions	V _{KA} R1 (V) (kΩ)		R2 (kΩ)
A, C	V _{ref}	0	∞
B, D	5.0	30.4	10

Figure 19. Test Circuit for Figure 18

equivalent series resistance (ESR). Ceramic or tantalum surface mount capacitors are recommended for both temperature and ESR. The application circuit stability should be verified over the anticipated operating current and temperature ranges.

TYPICAL APPLICATIONS









Figure 21. High Current Shunt Regulator



V_{out(min)} =
$$V_{ref} + 5.0 V$$

Figure 22. Output Control for a Three Terminal Fixed Regulator




Figure 23. Series Pass Regulator




Figure 24. Constant Current Source






Figure 25. Constant Current Sink

○ V_{out}


0


















Figure 31. Isolated Output Line Powered Switching Power Supply

The above circuit shows the TLV431A/B/C as a compensated amplifier controlling the feedback loop of an isolated output line powered switching regulator. The output voltage is programmed to 3.3 V by the resistors values selected for R1 and R2. The minimum output voltage that can be programmed with this circuit is 2.64 V, and is limited by the sum of the reference voltage (1.24 V) and the forward drop of the optocoupler light emitting diode (1.4 V). Capacitor C1 provides loop compensation.

PIN CONNECTIONS AND DEVICE MARKING



ORDERING INFORMATION


Device	Device Code	Package	Shipping [†]
TLV431ALPG	ALP	TO-92-3 (Pb-Free)	6000 / Box
TLV431ALPRAG	ALP	TO-92-3 (Pb-Free)	2000 / Tape & Reel
TLV431ALPREG	ALP	TO-92-3 (Pb-Free)	2000 / Tape & Reel
TLV431ALPRMG	ALP	TO-92-3 (Pb-Free)	2000 / Ammo Pack
TLV431ALPRPG	ALP	TO-92-3 (Pb-Free)	2000 / Ammo Pack
TLV431ASNT1G	RAA	TSOP-5 (Pb-Free, Halide-Free)	3000 / Tape & Reel
TLV431ASN1T1G	RAF	SOT-23-3 (Pb-Free, Halide-Free)	3000 / Tape & Reel
TLV431BLPG	BLP	TO-92-3 (Pb-Free)	6000 / Box
TLV431BLPRAG	BLP	TO-92-3 (Pb-Free)	2000 / Tape & Reel
TLV431BLPREG	BLP	TO-92-3 (Pb-Free)	2000 / Tape & Reel
TLV431BLPRMG	BLP	TO-92-3 (Pb-Free)	2000 / Ammo Pack
TLV431BLPRPG	BLP	TO-92-3 (Pb-Free)	2000 / Ammo Pack
TLV431BSNT1G	RAH	TSOP-5 (Pb-Free, Halide-Free)	3000 / Tape & Reel
TLV431BSN1T1G	RAG	SOT-23-3 (Pb-Free, Halide-Free)	3000 / Tape & Reel
TLV431CSN1T1G	AAN	SOT-23-3 (Pb-Free, Halide-Free)	3000 / Tape & Reel
SCV431ASN1T1G*	RAE	SOT-23-3 (Pb-Free, Halide-Free)	3000 / Tape & Reel
SCV431BSN1T1G*	RAC	SOT-23-3 (Pb-Free, Halide-Free)	3000 / Tape & Reel
NCV431ASNT1G*	ACH	TSOP-5 (Pb-Free, Halide-Free)	3000 / Tape & Reel
NCV431BSNT1G*	AD6	TSOP-5 (Pb-Free, Halide-Free)	3000 / Tape & Reel
		+	

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *SCV, NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and

PPAP Capable.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





STYLES AND MARKING ON PAGE 3


DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 1 OF 3				
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and 🕡 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						




TO-92 (TO-226) 1 WATT CASE 29–10 ISSUE D

DATE 05 MAR 2021

FORMED LEAD





NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS,
- 4. DIMENSION ७ AND ७2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 0.20. DIMENSION ७2 LOCATED ABOVE THE DAMBAR PORTION OF MIDDLE LEAD.

	MILLIMETERS					
DIM	MIN.	NDM.	MAX.			
Α	3.75	3.90	4.05			
A1	1.28	1.43	1.58			
σ	0.38	0.465	0.55			
b2	0.62	0.70	0.78			
с	0.35	0.40	0.45			
D	7.85	8.00	8.15			
Е	4.75	4.90	5.05			
E2	3.90					
e		2.50 BSC				
L	13.80	14.00	14.20			
L2	13.20	13.60	14.00			
L3		3.00 REF				

STYLES AND MARKING ON PAGE 3

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 2 OF 3			
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically			

TO-92 (TO-226) 1 WATT CASE 29-10 ISSUE D

DATE 05 MAR 2021

2.	EMITTER BASE COLLECTOR
STYLE 6: PIN 1. 2. 3.	SOURCE & SUBSTRATE
2.	ANODE CATHODE & ANODE CATHODE
2.	ANODE GATE CATHODE
2.	COLLECTOR EMITTER BASE
	V _{CC} GROUND 2 OUTPUT
	GATE DRAIN SOURCE

STYLE 2: PIN 1. BASE 2. EMITTER 3. COLLECTOR STYLE 7: PIN 1. SOURCE 2. DRAIN 3. GATE STYLE 12: PIN 1. MAIN TERMINAL 1 2. GATE 3. MAIN TERMINAL 2 STYLE 17: PIN 1. COLLECTOR 2. BASE 3. EMITTER STYLE 22: PIN 1. SOURCE 2. GATE 3. DRAIN STYLE 27: PIN 1. MT 2. SUBSTRATE 3. MT STYLE 32 PIN 1. BASE 2. COLLECTOR 3. EMITTER

2	: ANODE ANODE CATHODE
2	: DRAIN GATE SOURCE & SUBSTRATE
2	3: ANODE 1 GATE CATHODE 2
2	8: ANODE CATHODE NOT CONNECTED
2	3: GATE SOURCE DRAIN
2	8: . CATHODE . ANODE . GATE
2	3: . Return . INPUT . Output

STYLE 4: PIN 1. CATHODE STYLE 5: 2. CATHODE 3. ANODE STYLE 9: PIN 1. BASE 1 EMITTER 2. 3. BASE 2 STYLE 14: PIN 1. EMITTER 2. COLLECTOR 3. BASE STYLE 19: PIN 1. GATE 2. ANODE 3. CATHODE STYLE 24: PIN 1. EMITTER 2. COLLECTOR/ANODE 3. CATHODE STYLE 29: PIN 1. NOT CONNECTED 2. ANODE 3. CATHODE STYLE 34: PIN 1. INPUT 2. GROUND

3. LOGIC

PIN 1. DRAIN 2. SOURCE 3. GATE STYLE 10: PIN 1. CATHODE 2. GATE 3. ANODE STYLE 15: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 STYLE 20: PIN 1. NOT CONNECTED 2. CATHODE 3. ANODE STYLE 25: PIN 1. MT 1 2. GATE 3. MT 2 STYLE 30: PIN 1. DRAIN 2. GATE 3. SOURCE STYLE 35: PIN 1. GATE 2. COLLECTOR 3. EMITTER

GENERIC MARKING DIAGRAM*

XXXXX XXXXX ALYW

XXXX = Specific Device Code

- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
 - = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 3 OF 3			
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						





© Semiconductor Components Industries, LLC, 2019





DOCUMENT NUMBER:	98ARB18753C Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	TSOP-5		PAGE 1 OF 1			
ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

TLV431BLP TLV431BLPRA TLV431BLPRE TLV431BLPRM