ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND.)

V _{CC}	0.3V to +4.0V
All Other Pins (Note 1)	0.3V to (V _{CC} + 0.3V)
Continuous Current IN_P and IN_N	±30mA
Peak Current IN_P and IN_N (pulsed for 1	1µs,
1% duty cycle)	±100mA
Continuous Power Dissipation ($T_A = +70^\circ$	C)
42-Pin TQFN (derate 34.5mW/°C above	e +70°C)2759mW

Junction-to-Case Thermal Resistance (θια	c) (Note 2)
42-Pin TQFN	2.0°C/W
Junction-to-Ambient Thermal Resistance	(θ _{JA}) (Note 2)
42-Pin TQFN	
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: All I/O pins are clamped by internal diodes.

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to <u>www.maxim-ic.com/thermal-tutorial</u>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +3.6V, C_{CL} = 75$ nF coupling capacitor on each output, $R_L = 50\Omega$ resistor on each output, $T_A = 0^{\circ}$ C to $+70^{\circ}$ C, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$ and $T_A = +25^{\circ}$ C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
DC PERFORMANCE							
Power-Supply Range	Vcc			3.0		3.6	V
Supply Current		$O_AMP = GND,$	$EN = V_{CC}$		262	328	m 4
Supply Current	ICC	P_SAV = GND (Note 4)	EN = GND		100	125	ША
Differential Input Impedance	Z _{RX-DIFF-DC}	DC		80	100	120	Ω
Differential Output Impedance	ZTX-DIFF-DC	DC		80	100	120	Ω
Common-Mode Resistance to GND	Z _{RX-HIGH-IMP-} DC-POS	$V_{IN_P} = V_{IN_N} = 0$ to +2 terminations not powere	00mV, input ed	50			kΩ
Common-Mode Resistance to GND	Z _{RX-HIGH-IMP-} DC-NEG	$V_{IN_P} = V_{IN_N} = -150 \text{mV}$ to 0, input terminations not powered		1			kΩ
Common-Mode Resistance to GND, Input Terminations Powered	Z _{RX-DC}	DC		40	50	60	Ω
Output Short-Circuit Current	ITX-SHORT	Single-ended				90	mA
Common-Mode Delta Between Active and Idle States	Vtx-cm-dc- Active-idle- delta	O_AMP = GND				100	mV
DC Output Offset During Active State	VTX-CM-DC- LINE-DELTA	I(V _{OUT_P} + V _{OUT_N})I				25	mV
DC Output Offset During Electrical Idle	VTX-IDLE-DIFF- DC	I(Vout_p + Vout_n)I				10	mV
AC PERFORMANCE (Note 5)	1						
Differential Input Peturn Less		f = 0.05GHz to 1.25GHz	2	10			dB
	RLRX-DIFF	f = 1.25GHz to 2.5GHz		8			GD
Common-Mode Input Return Loss	RL _{RX-CM}	f = 0.05GHz to 2.5GHz		6			dB

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, C_{CL} = 75$ nF coupling capacitor on each output, $R_L = 50\Omega$ resistor on each output, $T_A = 0^{\circ}$ C to $+70^{\circ}$ C, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$ and $T_A = +25^{\circ}$ C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Differential Output Return		f = 0.05GHz to 1.25GHz	10			dB
Loss	ITETX-DIFF	f = 1.25GHz to 2.5GHz	8			uв
Common-Mode Output Return Loss	RL _{TX-CM}	f = 0.05GHz to 2.5GHz	6			dB
Redriver Operation Differential Input Signal Range	Vrx-diff-pp	f = 0.05GHz to 2.5GHz	120		1200	mV _{P-P}
Full-Swing Differential Output Voltage (No Deemphasis)	VTX-DIFF-PP	$2 \times I(V_{OUT_P} + V_{OUT_N})I, O_AMP = GND;$ f = 500MHz	800	1000	1200	mV _{P-P}
Differential Output Voltage (Low Swing, No Deemphasis)	Vtx-diff-pp- LOW	$2 \times I(V_{OUT_P} + V_{OUT_N})I, O_AMP = V_{CC};$ f = 500MHz	600	750	900	mV _{P-P}
Output Deemphasis Ratio, 0dB	VTX-DE-RATIO- 0dB	f = 2.5GHz, OEQ1 = GND, OEQ0 = GND; see Table 3		0		dB
Output Deemphasis Ratio, 3.5dB	VTX-DE-RATIO- 3.5dB	f = 2.5GHz, OEQ1 = GND, OEQ0 = V _{CC} ; see Table 3		3.5		dB
Output Deemphasis Ratio, 6dB	VTX-DE-RATIO- 6dB	f = 2.5GHz, OEQ1 = V _{CC} , OEQ0 = V _{CC} or GND; see Table 3		6		dB
Input Equalization, 0dB	VRX-EQ-0dB	f = 2.5GHz, INEQ1 = GND, INEQ0 = GND; see Table 2 (Note 6)		0		dB
Input Equalization, 3.5dB	VRX-EQ-3.5dB	f = 2.5 GHz, INEQ1 = GND, INEQ0 = V _{CC} ; see Table 2 (Note 6)		3.5		dB
Input Equalization, 6dB	VRX-EQ-6dB	f = 2.5GHz, INEQ1 = V _{CC} , INEQ0 = V _{CC} or GND; see Table 2 (Note 6)		6		dB
Output Common-Mode Voltage Swing Peak-to-Peak	VTX-CM-AC-PP	Max(V _{OUT_P} + V _{OUT_N})/2 – Min(V _{OUT_P} + V _{OUT_N})/2			100	mV _{P-P}
Propagation Delay	T _{PD}	f = 2.5GHz, K28.7 pattern	160	280	400	ps
Rise/Fall Time	TTX-RISE-FALL	(Note 7)	30			ps
Rise/Fall Time Mismatch	T _{TX-RF-} MISMATCH	(Note 7)			20	ps
Output Skew Same Pair	T _{SK}	f = 2.5GHz		10	15	ps
Output Skew Lane to Lane	T _{SKL}	f = 2.5GHz	-50		50	ps
Deterministic Jitter	T _{TX-DJ-DD}	K28.5 pattern, 5.0GT/s, AC-coupled, $R_L = 50\Omega$, effects of deemphasis deembedded			15	psp-p
Random Jitter	T _{TX-RJ-DD}	K28.7 pattern, f > 1.5MHz, BER = 10 ⁻¹²			1.4	psrms
Electrical Idle Entry Delay	T _{TX} -IDLE-SET- TO-IDLE	From input to output		15		ns
Electrical Idle Exit Delay	Ttx-idle-to- diff-data	From input to output		8		ns



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, C_{CL} = 75$ nF coupling capacitor on each output, $R_L = 50\Omega$ resistor on each output, $T_A = 0^{\circ}$ C to $+70^{\circ}$ C, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$ and $T_A = +25^{\circ}$ C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Electrical Idle Detect Threshold	VTX-IDLE- THRESH	Squarewave input at 500MHz	65	85	120	mV_{P-P}
Output Voltage During Electrical Idle (AC)	VTX-IDLE-DIFF- AC-P	$I(V_{OUT_P} - V_{OUT_N})I, f = 2.5GHz$			20	mV _{P-P}
Receiver Detect Pulse Amplitude	VTX-RCV- DETECT	Voltage change in positive direction			600	mV
Receiver Detect Pulse Width				100		ns
Receiver Detect Retry Period				200		ns
CONTROL LOGIC (INEQ1, IN	IEQ0, OEQ1, OE	EQ0, EN, RX_DET, O_AMP, P_SAV)				
Input Logic-Level Low	VIL				0.6	V
Input Logic-Level High	VIH		1.4			V
Input Logic Hysteresis	V _{HYST}			130		mV
Input Leakage Current	liN	$V_{CONTROL_LOGIC} = +0.5V \text{ or } +1.5V$	-50		+50	μA
ESD PROTECTION						
All Pins		Human Body Model (HBM)		±2		kV

Note 3: All devices are 100% production tested at $T_A = +70^{\circ}$ C. Specifications for all temperature limits are guaranteed by design.

Note 4: Currents are applicable for both PCIe Generation I and Generation II speeds. Power-saving mode (P_SAV), where electrical idle and receiver detection are only performed on channel 0 and reduced output swing (O_AMP) reduces this current. Table 5 summarizes the predicted power consumption.

Note 5: Guaranteed by design, unless otherwise noted.

Note 6: Equivalent to same amount of deemphasis driving the input.

Note 7: Rise and fall times are measured using 20% and 80% levels.



Timing Diagram

Figure 1. Illustration of Output Deemphasis





-600

M/X/M



-150ps-100ps -50ps 0ps 50ps 100ps 150ps

5

MAX4950



(V_{CC} = +3.3V and T_A = +25°C, unless otherwise noted. All eye diagrams measured using K28.5 pattern.)

INEQ0 = INEQ1 = 0, $0_{AMP} = 1$, $V_{IN} = 200mV_{P-P}$, OEQ0 = 1, OEQ1 = 0, OUTPUT AFTER 6IN. STRIPLINE

-150ps-100ps -50ps 0ps 50ps 100ps 150ps

MAX4950

400

300

200

100

0

-100

-200

-300

-400

EYE DIAGRAM VOLTAGE (mV)

 $INEQ0 = INEQ1 = 0, 0_AMP = 0, V_{IN} = 200mV_{P-P},$



-150ps-100ps -50ps 0ps 50ps 100ps 150ps

 $INEQ0 = INEQ1 = 0, 0_AMP = 0, V_{IN} = 200mV_{P-P},$ OEQ0 = 0, OEQ1 = 1, OUTPUT AFTER 19IN. STRIPLINE OEQ0 = 0, OEQ1 = 0, OUTPUT AFTER 19IN. STRIPLINE



⁻¹⁵⁰ps-100ps -50ps 0ps 50ps 100ps 150ps

Pin Description

PIN	NAME	FUNCTION
1, 9, 17, 22, 30, 38	V _{CC}	Power-Supply Input. Bypass V_{CC} to GND with $1\mu F$ and $.01\mu F$ capacitors in parallel as close to the device as possible.
2, 5, 8, 10,13, 16, 23, 26, 29, 31, 34, 37	GND	Ground
3	INOP	Noninverting Input 0
4	INON	Inverting Input 0
6	IN1P	Noninverting Input 1
7	IN1N	Inverting Input 1
11	IN2P	Noninverting Input 2
12	IN2N	Inverting Input 2
14	IN3P	Noninverting Input 3
15	IN3N	Inverting Input 3
18	INEQ1	Input Equalization Control MSB. INEQ1 is internally pulled down by $60k\Omega$ (typ) resistor. See Table 2.
19	INEQ0	Input Equalization Control LSB. INEQ0 is internally pulled down by $60k\Omega$ (typ) resistor. See Table 2.
20	OEQ1	Output Deemphasis Control MSB. OEQ1 is internally pulled down by $60k\Omega$ (typ) resistor. See Table 3.
21	OEQ0	Output Deemphasis Control LSB. OEQ0 is internally pulled down by $60k\Omega$ (typ) resistor. See Table 3.
24	OUT3N	Inverting Output 3
25	OUT3P	Noninverting Output 3
27	OUT2N	Inverting Output 2
28	OUT2P	Noninverting Output 2

Pin Description (continued)

PIN	NAME	FUNCTION
32	OUT1N	Inverting Output 1
33	OUT1P	Noninverting Output 1
35	OUTON	Inverting Output 0
36	OUTOP	Noninverting Output 0
39	EN	Enable Input. Drive EN low for standby mode. Drive EN high for normal mode. EN is internally pulled down by $60k\Omega$ (typ) resistor.
40	RX_DET	Receiver Detection Control Bit. Drive RX_DET high to initiate receiver detection. Drive RX_DET low for normal mode. RX_DET is internally pulled down by $60k\Omega$ (typ) resistor.
41	O_AMP	Output Redrive Selection Input. O_AMP is internally pulled down by 60k Ω (typ) resistor.
42	P_SAV	Power-Save Mode Input. P_SAV is internally pulled down by $60k\Omega$ (typ) resistor. See Table 6.
_	EP	Exposed Pad. Internally connected to GND. Connect EP to a large ground plane to maximize thermal performance. EP is not intended as an electrical connection point.

Functional Diagram



Detailed Description

The MAX4950 quad equalizer/redriver is designed to support both Gen I (2.5GT/s) and Gen II (5.0GT/s) PCIe data rates. The device contains four identical drivers with idle/receive detect on each lane and equalization to compensate for circuit-board loss. Signal integrity at the receiver is improved by the use of programmable input equalization circuitry. The MAX4950 output features a redrive output swing selection input, O_AMP (Table 1), and programmable output deemphasis, permitting optimal placement of key PCIe components and longer runs of stripline, microstrip, or cable.

Programmable Input Equalization

The MAX4950 features a programmable input equalizer capable of providing 0dB, 3.5dB, or 6dB of high-frequency boost by setting 2 control bits, INEQ1 and INEQ0 (see Table 2).

Programmable Output Deemphasis

The MAX4950 features programmable output deemphasis by setting two control bits, OEQ1 and OEQ0, for deemphasis ratios of 0dB, 3.5dB, and 6dB (see Table 3).

Receiver Detection

The MAX4950 features receiver detection on each channel. Upon initial power-up, if EN is high, receiver detection initializes. Receiver detection can also be initiated on a rising edge of the RX_DET input when EN is high. During this time, the part remains in low-power standby mode and the outputs are disabled, despite the logichigh state of EN. Until a channel has detected a receiver, receiver detection repeats indefinitely on each channel. If a channel detects a receiver, the other channels are limited to three retries. Upon receiver detection, channel output and electrical idle detection are enabled.

Note: With a slowly rising power supply, it is recommended to toggle EN to avoid potential receiver detection timeout conditions.

Electrical Idle Detection

The MAX4950 features electrical idle detection to prevent unwanted noise from being redriven at the output. If the MAX4950 detects that the differential input has fallen below VTX-IDLE-THRESH, the MAX4950 squelches the output. For differential input signals that are above VTX-IDLE-THRESH, the MAX4950 turns on the output and redrives the signal. There is little variation in output common-mode voltage between electrical idle and redrive modes.

Power-Saving Features

The MAX4950 features a power-save mode to reduce quiescent supply current. In power-save mode, electri-

Table 1. Output Redrive Swing

O_AMP	DIFFERENTIAL OUTPUT VOLTAGE (mVP-P)				
0	1000 (typ)				
1	750 (typ)				

Table 2. Input Equalization

INEQ1	INEQ0	INPUT EQUALIZATION (dB)		
0	0	0 at 5.0GT/s		
0	1	3.5 (typ) at 5.0GT/s		
1	Х	6 (typ) at 5.0GT/s		

X = Don't Care.

Table 3. Output Deemphasis

OEQ1	OEQ0	OUTPUT DEEMPHASIS RATIO (dB)
0	0	0 at 5.0GT/s
0	1	3.5 (typ) at 5.0GT/s
1	Х	6 (typ) at 5.0GT/s

X = Don't Care.

Table 4. Receiver Detection Input Function

RX_DET	EN	DESCRIPTION		
Х	0	Receiver Detection Inactive		
0	1	Receiver Detection Inactive		
Rising Edge	1	Initiate Receiver Detection		
1	1	Following a Rising Edge, Indefinite Retry Until Receiver Detected		

X = Don't Care.

cal idle and receiver detection circuitry for channels 1, 2, and 3 are turned off, and all channel operation is slaved to channel 0. This feature is useful for reducing power consumption in applications where all channels operate simultaneously. During normal operation, all channels have independent electrical idle and receiver detection. Drive P_SAV high to activate power-save mode; drive P_SAV low for normal operation. To further reduce power consumption, the MAX4950 features a standby input (EN) when the device is not needed. To place the device, drive EN high. Table 5 shows typical power consumption differences between normal mode, power-save mode, and standby mode with different output redrive strengths.



EN	P_SAV	O_AMP	QUIESCENT POWER SUPPLY CURRENT (typ) (mA)	QUIESCENT POWER SUPPLY CURRENT (max) (mA)	QUIESCENT POWER DISSIPATION (3.3V, typ) (mW)	QUIESCENT POWER DISSIPATION (3.6V, max) (mW)
0	0	0	100	125	330	450
0	0	1	80	100	264	360
0	1	0	100	125	330	450
0	1	1	80	100	264	360
1	0	0	262	328	865	1181
1	0	1	242	303	799	1091
1	1	0	214	268	706	965
1	1	1	194	243	640	875

Table 5. Power-Save Mode Quiescent Power Dissipation

Applications Information

Figure 2 shows a typical application with two MAX4950s, both residing on the main board, with input and output equalization set individually for optimal performance. The receive equalizer is set to receive a degraded signal coming from a remote board through two sets of connectors, and a midplane stripline transmission. The output of the Rx section has little or no output equalization. The Tx section takes a high-quality signal, and provides boost to the output (deemphasis).

Layout

Circuit-board layout and design can significantly affect the performance of the MAX4950. Use good high-frequency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on data signals. Power-supply decoupling should also be placed as close to V_{CC} as possible. Always connect V_{CC} to a power plane. It is recommended to run receive and transmit on different layers to minimize crosstalk.

Exposed-Pad Package

The exposed-pad, 42-pin TQFN package incorporates features that provide a very low thermal-resistance path for heat removal from the IC. The exposed pad on the MAX4950 must be soldered to the circuit-board ground plane for proper thermal performance. For more information on exposed-pad packages, refer to Maxim Application Note HFAN-08.1: *Thermal Considerations of QFN and Other Exposed-Paddle Packages*.

Power-Supply Sequencing

Chip Information

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.

Proper power-supply sequencing is recommended for all devices. Always apply GND then V_{CC} before applying signals, especially if the signal is not current limited.



PROCESS: BICMOS

Figure 2. Typical Application Diagram



9

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
42 TQFN-EP	T423590+1	<u>21-0181</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

10

© 2009 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.

MAX4950

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated: MAX4950CTO+ MAX4950CTO+T