RENESAS

TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 2	V _{cco}	Power		Output supply pins.
3, 4	nQ2, Q2	Output		Differential output pair. LVPECL interface levels.
5, 6	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
7, 8	nQ0, Q0	Output		Differential output pair. LVPECL interface levels.
9	PLL_BYPASS	Input	Pullup	Selects between the PLL and crystal inputs as the input to the dividers. When LOW, selects PLL. When HIGH, selects XTAL_IN, XTAL_OUT. LVCMOS / LVTTL interface levels.
10	V _{cca}	Power		Analog supply pin.
11	V _{cc}	Power		Core supply pin.
12	FB_SEL	Input	Pulldown	Feedback frequency select pin. LVCMOS/LVTTL interface levels.
13, 14	XTAL_IN, XTAL_ OUT	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
15, 18	N_SEL0 N_SEL1	Input	Pullup	Output frequency select pins. LVCMOS/LVTTL interface levels.
16, 17	V			Negative supply pins.
19, 20	nQ5, Q5	Output		Differential output pair. LVPECL interface levels.
21, 22	nQ4, Q4	Output		Differential output pair. LVPECL interface levels.
23, 24	nQ3, Q3	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ
	Input Pulldown Resistor			51		kΩ

	Input	ts			Fund	ction	
XTAL (MHz)	FB_SEL	N_SEL1	N_SEL0	М	VCO (MHz)	N	Output (MHz)
25	0	0	0	20	500	2	250
25	0	0	1	20	500	4	125
25	0	1	0	20	500	5	100
25	0	1	1	20	500	8	62.5
25	1	0	0	24	600	3	200
25	1	0	1	24	600	4	150
25	1	1	0	24	600	6	100
25	1	1	1	24	600	12	50
26.5625	0	1	0	20	531.25	5	106.25
26.5625	1	0	0	24	637.5	3	212.5
26.5625	1	0	1	24	637.5	4	159.375
26.5625	1	1	0	24	637.5	6	106.25
26.5625	1	1	1	24	637.5	12	53.125
30	0	0	0	20	600	2	300
30	0	0	1	20	600	4	150
30	0	1	0	20	600	5	120
30	0	1	1	20	600	8	75
31.25	0	0	0	20	625	2	312.5
31.25	0	0	1	20	625	4	156.25
31.25	0	1	0	20	625	5	125
31.25	0	1	1	20	625	8	78.125
33.3333	0	0	0	20	666.6667	2	333.3333
33.3333	0	0	1	20	666.6667	4	166.6667
33.3333	0	1	0	20	666.6667	5	133.3333
33.3333	0	1	1	20	666.6667	8	83.3333

TABLE 3. TYPICAL APPLICATION FREQUENCY FUNCTION TABLE

RENESAS

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{\rm cc}$	4.6V
Inputs, V	-0.5V to $V_{\rm cc}$ + 0.5V
Outputs, I _o Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!$	37°C/W (0 mps)
Storage Temperature, $T_{_{STG}}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{cc} = V_{cco} = 3.3V \pm 5\%$, $V_{ee} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V	Analog Supply Voltage		V _{cc} – 0.10	3.3	V _{cc}	l v
V _{cco}	Output Supply Voltage		3.135	3.3	3.465	V
I	Power Supply Current				180	mA
	Analog Supply Current				10	mA

Table 4B. Power Supply DC Characteristics, $V_{_{CC}}$ = 3.3V±5%, $V_{_{CCO}}$ = 2.5V±5%, $V_{_{EE}}$ = 0V, T_{A} = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V	Analog Supply Voltage		V _{cc} – 0.10	3.3	V _{cc}	V
V _{cco}	Output Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current				180	mA
	Analog Supply Current				10	mA

 $\textbf{TABLE 4C. LVCMOS / LVTTL DC CHARACTERISTICS, V_{cc} = 3.3V \pm 5\%, V_{cco} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%, V_{ee} = 0V, \text{ } Ta = -40^{\circ}\text{C to } 85^{\circ}\text{C} \text{ } V_{cc} = 3.3V \pm 5\% \text{ } V_{cc} = 3.$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage			2		V _{cc} + 0.3	V
V	Input Low Voltage			-0.3		0.8	V
		FB_SEL	V _{cc} = V _{IN} = 3.465V			150	μA
I _{IH}	Input High Current	PLL_BYPASS, N_SEL0, N_SEL1	V _{cc} = V _{IN} = 3.465V			5	μA
		FB_SEL	$V_{cc} = 3.465V, V_{IN} = 0V$	-5			μA
I _L	Input Low Current	PLL_BYPASS, N_SEL0, N_SEL1	$V_{_{CC}} = 3.465$ V, $V_{_{IN}} = 0$ V	-150			μA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{oh}	Output High Voltage; NOTE 1		V _{cco} - 1.4		V _{cco} - 0.9	V
V _{ol}	Output Low Voltage; NOTE 1		V _{cco} - 2.0		V _{cco} - 1.7	V
	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

TABLE 4D. LVPECL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, $V_{cco} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{ee} = 0V$, TA = -40°C to 85°C

NOTE 1: Outputs terminated with 50 to V $_{_{\rm CCO}}$ - 2V.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fu	Indamenta	al	
Frequency		25		33.333	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.

TABLE 6A. AC CHARACTERISTICS, $V_{cc} = V_{cco} = 3.3V \pm 5\%$, $V_{FE} = 0V$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
F _{ουτ}	Output Frequency		40.833		340	MHz
fiit(Q)	DMC Dhoop litter (Dondom)	125MHz, Integration Range: 1.875MHz - 20MHz		0.41		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random)	312.5MHz, Integration Range: 1.875MHz - 20MHz		0.47		ps
<i>t</i> sk(o)	Output Skew; NOTE 1, 2				40	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		45		55	%

See Parameter Measurement Information section.

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential crossing points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 6B. AC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, $V_{cco} = 2.5V \pm 5\%$, $V_{ee} = 0V$, $T_{A} = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
F _{out}	Output Frequency		40.833		340	MHz
<i>tit(0</i>)	DMC Dhase litter (Dandom)	125MHz, Integration Range: 1.875MHz - 20MHz		0.44		ps
<i>t</i> jit(Ø)	RMS Phase Jitter (Random)	312.5MHz, Integration Range: 1.875MHz - 20MHz		0.46		ps
<i>t</i> sk(o)	Output Skew; NOTE 1, 2				40	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		45		55	%


See Parameter Measurement Information section.

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential crossing points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

RENESAS



PARAMETER MEASUREMENT INFORMATION



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 8432461 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{cc} , V_{ccA} and V_{cco} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10 Ω resistor along with a 10 μ F and a .01 μ F bypass capacitor should be connected to each V_{cco} pin.




FIGURE 1. POWER SUPPLY FILTERING

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVPECL OUTPUTS

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

CRYSTAL INPUT INTERFACE

The 843246I has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2*

below were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error.





FIGURE 2. CRYSTAL INPUT INTERFACE

LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure X*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 Ω applications, R1 and R2 can be 100 Ω . This can also be accomplished by removing R1 and making R2 50 Ω .



TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50 Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{cc} - 2V. For V_{cc} = 2.5V, the V_{cc} - 2V is very




FIGURE 4A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 4C. 2.5V LVPECL DRIVER TERMINATION EXAMPLE

close to ground level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.




FIGURE 4B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE

LAYOUT GUIDELINE

Figure 5 shows an example of 843246I application schematic. In this example, the device is operated at V_{cc} = 3.3V. The 18pF parallel resonant 25MHz crystal is used. The C1 = 22pF and C2 = 22pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted

for optimizing frequency accuracy. Two examples of LVPECL termination are shown in this schematic. Additional termination approaches are shown in the LVPECL Termination Application Note.




FIGURE 5. SCHEMATIC OF RECOMMENDED LAYOUT

THERMAL RELEASE PATH

The expose metal pad provides heat transfer from the device to the P.C. board. The expose metal pad is ground pad connected to ground plane through thermal via. The exposed pad on the device to the exposed metal pad on the PCB is contacted through solder as shown in *Figure 4.* For further information, please refer to the Application Note on Surface Mount Assembly of Amkor's Thermally /Electrically Enhance Leadframe Base Package, Amkor Technology.




FIGURE 6. P.C. BOARD FOR EXPOSED PAD THERMAL RELEASE PATH EXAMPLE

Power Considerations

This section provides information on power dissipation and junction temperature for the 8432461. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843246I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 180mA = 623.7mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 6* 30mW = 180mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 623.7mW + 180mW = 803.7mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_A$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{A} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 37°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85° C with all outputs switching is: 85° C + 0.804W * 37° C/W = 114.7°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 7. THERMAL RESISTANCE θ_{JA} FOR 24-PIN TSSOP, E-PAD FORCED CONVECTION

θ _{JA} by Velocit	ty (Meters per S	Second)		
	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	37°C/W	31°C/W	30°C/W	

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 7.




FIGURE 7. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of V_{cco} - 2V.

• For logic high, $V_{OUT} = V_{OH,MAX} = V_{CCO,MAX} - 0.9V$

$$(V_{CCO_{MAX}} - V_{OH_{MAX}}) = 0.9V$$

• For logic low, $V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$

$$(V_{\text{CCO}_{\text{MAX}}} - V_{\text{OL}_{\text{MAX}}}) = 1.7V$$


Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.


 $Pd_{-}H = [(V_{OH_{-}MAX} - (V_{CCO_{-}MAX} - 2V))/R_{L}] * (V_{CCO_{-}MAX} - V_{OH_{-}MAX}) = [(2V - (V_{CCO_{-}MAX} - V_{OH_{-}MAX}))/R_{L}] * (V_{CCO_{-}MAX} - V_{OH_{-}MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$

 $Pd_{L} = [(V_{ol_{MAX}} - (V_{cco_{MAX}} - 2V))/R_{L}] * (V_{cco_{MAX}} - V_{ol_{MAX}}) = [(2V - (V_{cco_{MAX}} - V_{ol_{MAX}}))/R_{L}] * (V_{cco_{MAX}} - V_{ol_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = $Pd_H + Pd_L = 30mW$

PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP, E-PAD





DETAIL 'A'

END VIEW

SYMBOL	Minimum	Nominal	Maximum	
Ν	24			
А			1.10	
A1	0.05		0.15	
A2	0.85	0.90	0.95	
b	0.19		0.30	
b1	0.19	0.22	0.25	
с	0.09		0.20	
c1	0.09	0.127	0.16	
D	7.70	7.80	7.90	
E		6.40 BASIC		
E1	4.30	4.40	4.50	
е	0.65 BASIC			
L	0.50	0.60	0.70	
Р	5.0		5.5	
P1	3.0		3.2	
α	0°		8°	

TABLE 9. PACKAGE DIMENSIONS FOR 24 LEAD TSSOP, E-PAD


SYMBOL

aaa

bbb

Millimeters


Reference Document: JEDEC Publication 95, MO-153




0.076

0.10





SIDE VIEW



RELIABILITY INFORMATION

TABLE 8. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table for 24 Lead TSSOP, E-Pad

θ_{JA} by Velocity (Meters per Second)				
	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	37°C/W	31°C/W	30°C/W	

TRANSISTOR COUNT

The transistor count for 843246l is: 3863

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843246BGILF	ICS843246BGIL	24 Lead "Lead-Free" TSSOP, E-Pad	tube	-40°C to 85°C
843246BGILFT	ICS843246BGIL	24 Lead "Lead-Free" TSSOP, E-Pad	tape & reel	-40°C to 85°C

REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	Date
A	T10		Ordering Information - removed leaded devices, quantity from tape & reel, ICS from Part/Order number and LF note below the table. Updated datasheet header and footer.	12/8/15



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics: 843246BGILFT 843246BGILF