

Figure 1. Typical Application Circuit




Figure 2. Typical Application Schematic Version A




Figure 3. Typical Application Schematic Version B

### **PIN FUNCTION DESCRIPTION**

| Pin | Pin<br>Name | Туре              | Description   |
|-----|-------------|-------------------|---|
| A1  | СРМ         | Input /<br>Output | Charge pump flying capacitor negative terminal. A 1 $\mu\text{F}$ ceramic filtering capacitor to CPP is required  |
| A2  | PVM         | Output            | Charge pump output. A 1 $\mu\text{F}$ ceramic filtering capacitor to ground is required                           |
| A3  | INL         | Input             | Left input of the audio source  |
| A4  | INR         | Input             | Right input of the audio source   |
| B1  | PGND        | Ground            | Power ground  |
| B2  | /SD         | Input             | Enable activation.  |
| B4  | SGND        | Ground            | Sense Ground. Connect to shield terminal of headphone jack or ground plane.                                       |
| C1  | CPP         | Input /<br>Output | Charge pump flying capacitor positive terminal. A 1 $\mu\text{F}$ ceramic filtering capacitor to CPM is required. |
| C2  | VP          | Power             | Positive supply voltage, connected to a Lithium/Ion battery or other power supply.                                |
| C3  | OUTL        | Output            | Left audio channel output signal  |
| C4  | OUTR        | Output            | Right audio channel output signal   |
| B3  | HiZ         | Input             | Output high impedance mode activation.  |

### **MAXIMUM RATINGS**

| Rating  | Symbol            | Value                         | Unit |
|---|-------------------|-------------------------------|------|
| V <sub>P</sub> Pin: Power Supply Voltage (Note 1)                               | V <sub>IN</sub>   | -0.3 to + 4.5                 | V    |
| INL, INR, /SD pins  | V <sub>mr1</sub>  | –0.3 to V <sub>P</sub> + 0.3  | V    |
| HiZ, OUTL, OUTR pins  | V <sub>mr2</sub>  | $-0.3-V_{P}$ to $V_{P}$ + 0.3 | V    |
| Human Body Model (HBM) ESD Rating are (Note 2)                                  | ESD HBM           | 2000                          | V    |
| Machine Model (MM) ESD Rating are (Note 2)                                      | ESD MM            | 200                           | V    |
| CSP 1.2 x 1.6 mm package (Notes 6 and 7)<br>Thermal Resistance Junction to Case | R <sub>θJC</sub>  | (Note 7)                      | °C/W |
| Operating Ambient Temperature Range   | T <sub>A</sub>    | -40 to + 85                   | °C   |
| Operating Junction Temperature Range  | ТJ                | -40 to + 125                  | °C   |
| Maximum Junction Temperature (Note 6)   | T <sub>JMAX</sub> | + 150                         | °C   |
| Storage Temperature Range   | T <sub>STG</sub>  | -65 to + 150                  | °C   |
| Moisture Sensitivity (Note 5)   | MSL               | Level 1                       |      |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Maximum electrical ratings are defined as those values beyond which damage to the device may occur at T<sub>A</sub> = 25 °C.
 According to JEDEC standard JESD22–A108B.

This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22–A114 for all pins.

Machine Model (MM) ±200 V per JEDEC standard: JESD22-A115 for all pins.

Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 class II.
 Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J–STD–020A.

 The thermal shutdown set to 160°C (typical) avoids irreversible damage on the device due to power dissipation.
 The R<sub>0CA</sub> is dependent on the PCB heat dissipation. The maximum power dissipation (PD) is dependent on the min input voltage, the max output current and the selected external components.


$$\mathsf{R}_{\theta \mathsf{C}\mathsf{A}} = \frac{\mathsf{125} - \mathsf{T}_{\mathsf{A}}}{\mathsf{P}_{\mathsf{D}}} - \mathsf{R}_{\theta \mathsf{J}\mathsf{C}}$$

| Symbol              | Parameter                                    | Conditions  | Min   | Тур      | Max   | Unit              |
|---------------------|--|---|-------|----------|-------|-------------------|
| V <sub>BAT</sub>    | Supply voltage range                         |   | 1.6   |          | 3.6   | V                 |
| I <sub>SD</sub>     | Shutdown current                             |   |       |          | 1     | μΑ                |
| lQ                  | Quiescent current                            | V <sub>P</sub> = 1.8 V  |       | 1.6      | 2.2   | mA                |
| R <sub>IN</sub>     | Input resistance                             |   | 15    | 20       | 25    | kΩ                |
| R <sub>SD</sub>     | /SD pull-down resistor                       |   |       | 300      |       | kΩ                |
| R <sub>HiZ</sub>    | HiZ pull–down resistor                       |   |       | 150      |       | kΩ                |
|                     | Maximum input signal swing                   |   |       | 2.8      |       | V <sub>P-P</sub>  |
| V <sub>IH</sub>     | High-level input voltage SD and HiZ pin      |   | 1.2   |          |       | V                 |
| V <sub>IL</sub>     | Low–level input voltage SD and HiZ pin       |   |       |          | 0.4   | V                 |
| UVLO                | UVLO threshold                               | Falling edge  |       | 1.4      |       | V                 |
| UVLO <sub>HYS</sub> | UVLO hysteresis                              |   |       | 100      |       | mV                |
| T <sub>SD</sub>     | Thermal shutdown temperature                 |   |       | 160      |       | °C                |
| V <sub>OS</sub>     | Output offset voltage                        | Input AC grounded   |       | ±0.5     |       | mV                |
| T <sub>WU</sub>     | Turning On time                              |   |       | 1        |       | ms                |
| $V_{LP}$            | Max Output Swing (peak value)<br>(Note 8)    | $\text{HSV}_{\text{BAT}}$ = 1.8 V, Headset = 32 $\Omega$  | 1.13  |          |       | V <sub>peak</sub> |
| P <sub>O</sub>      | Max Output Power (Note 8)                    | $\begin{array}{l} HSV_{BAT} = 1.8 V, THD{+}N = 1\% \\ Headset = 16\ \Omega \\ Headset = 32\ \Omega \end{array}$ | 20    | 35<br>32 |       | mW                |
| P <sub>O</sub>      | Max Output Power                             | $\begin{array}{l} HSV_{BAT} = 3.6 V, THD+N = 1\% \\ Headset = 16\ \Omega \\ Headset = 32\ \Omega \end{array}$   |       | 62<br>35 |       | mW                |
|                     | Crosstalk (Note 8)                           | Headset $\ge$ 16 $\Omega$   |       | -80      | -60   | dB                |
| PSRR                | Power Supply Rejection Ratio                 | Inputs Shorted to Ground<br>F = 217 Hz to 1 kHz   |       | -100     |       | dB                |
| THD+N               | Total Harmonic Distortion + Noise            | Headset = 16 $\Omega$<br>P <sub>OUT</sub> = 10 mW, F = 1 kHz  |       | 0.03     |       | %                 |
| THD+N               | Total Harmonic Distortion + Noise            | Headset = 32 $\Omega$<br>P <sub>OUT</sub> = 10 mW, F = 1 kHz  |       | 0.01     |       | %                 |
| THD+N               | Total Harmonic Distortion + Noise            | Headset = 32 $\Omega$<br>V <sub>OUT</sub> = 400 mV, F = 1 kHz   |       | -78      |       | dB                |
| SNR                 | Signal to noise ratio                        |   |       | 100      |       | dB                |
| $Z_{SD}$            | Output Impedance in Shutdown<br>Mode         |   |       | 20       |       | kΩ                |
| Z <sub>HiZ</sub>    | Output Impedance in High Imped-<br>ance Mode |   | 15    | 20       | 25    | kΩ                |
|                     | Max channel to channel gain toler-<br>ance   | B Version only,<br>T <sub>A</sub> = +25 °C  | -2    | ±0.3     | +2    | %                 |
| F <sub>SW1</sub>    | Headset charge pump switching fre-<br>quency | P <sub>OUT</sub> > 500 μW   |       | 1        |       | MHz               |
| F <sub>SW2</sub>    | Headset charge pump switching fre-<br>quency | P <sub>OUT</sub> < 500 μW   |       | 125      |       | kHz               |
| Av                  | Voltage Gain                                 | B version only  | -1.54 | -1.5     | -1.46 | V/V               |


**ELECTRICAL CHARACTERISTICS** Min & Max Limits apply for  $T_A$  between  $-40^{\circ}C$  to  $+85^{\circ}C$  and  $T_J$  up to  $+125^{\circ}C$  for  $V_{IN}$  between 1.6 V to 3.6 V (Unless otherwise noted). Typical values are referenced to  $T_A = +25^{\circ}C$  and  $V_P = 1.8$  V.

8. Guaranteed by design and characterized.
 9. Typical application circuit as depicted





### **TYPICAL OPERATING CHARACTERISTICS**



### DETAIL OPERATING DESCRIPTION

### **Detailed Description**

The NCP2815 is a stereo headphone amplifier with NOCAP architecture. This architecture eliminates the need to use two big external capacitors required by conventional headphone amplifier.

The structure of the NCP2815 is composed of two true ground amplifiers, a UVLO, a short circuit protection and a thermal shutdown circuit. Additionally, a special circuit is embedded to eliminate any pop and click noise that occurs during turn on and turn off time. Version A has an external gain selectable by two resistors, Version B has a gain of 1.5 V/V.

### NOCAP

NOCAP is a patented architecture which requires only 2 small ceramic capacitors. It generates a symmetrical positive and negative voltage which it allows the output of the amplifiers to be biased to ground.

### LongPlay Architecture

NCP2815 includes a LongPlay architecture which helps to save battery life by reducing the quiescent current. The charge pump frequency is reduced to 125 kHz for an output load <  $500 \mu$ W.

### **Current Limit Protection Circuit**

The NCP2815 contains protection circuitry against shorts to ground. The currrent is limited to 300 mA when an output is shorted to GND and a signal appears at the input.

### **Thermal Overload Protection**

Internal amplifiers are switched off when the temperature exceeds 160°C, and are switched back on when the temperature decreases below 140°C.

### **Under Voltage Lockout**

When the battery voltage decreases below 1.4 V, the amplifiers are turned off. The hysteresis required to turn back on the device is 100 mV.

### Pop and Click Suppression Circuitry

The NCP2815 includes a special circuit to eliminate any pop and click noise during turn on and turn off time. The amplifier creates an offset during these transitions at the output which give a parasitic noise called "pop and click noise". The NCP2815 eliminates this problem.

# Gain Setting Resistor Selection (Rin and Rf, A Version Only)

 $R_{in}$  and  $R_f$  set the closed loop gain of the amplifier. A low gain configuration (close to 1) minimizes the THD + noise values and maximizes the signal to noise ratio.

A closed loop gain in the range of 1 to 10 is recommended to optimize overall system performance.

The formula to calculate the gain is:

$$Av = -\frac{Rf}{Rin}$$

### Input Capacitor Selection

The input coupling capacitor blocks the DC voltage at the amplifier input terminal. This capacitor creates a high–pass filter with  $R_{in}$  (externally selectable for Version A, 20 k $\Omega$  for Version B).

The size of the capacitor must be large enough to couple in the low frequencies without severe attenuation in the audio bandwith (20 Hz - 20 kHz).

The cut off frequency for the input high-pass filter is :

$$F_{c}=\frac{1}{2\pi R_{in}C_{in}}$$

A  $F_c < 20$  Hz is recommended.

### **Charge Pump Capacitor Selection**

Use a ceramic capacitor with low ESR for better performances. An X5R / X7R capacitor is recommended.

The flying capacitor (C2) serves to transfer charge during the generation of the negative voltage.

The PVM capacitor (C3) must be equal at least to the flying capacitor to allow maximum transfer charge.

Table 1 suggests typical values and manufacturers:

| Value | Reference        | Package | Manufac-<br>turer |
|-------|------------------|---------|-------------------|
| 1 μF  | C1005X5R0J105K   | 0402    | TDK               |
| 1 μF  | GRM155R60J105K19 | 0402    | Murata            |

Lower value capacitors can be used but the maximum output power is reduced and the device may not operate to specifications.

### Power Supply Decoupling Capacitor (C1)

The NCP2815 is a True Ground amplifier which requires an adequate decoupling capacitor to reduce noise and THD + N. It is recommended to use an X5R / X7R ceramic capacitor with a value of 1  $\mu$ F and place it as close as possible to the Vp pin.

### Shutdown Function

The device enters in shutdown mode when the shutdown signal is low. During the shutdown mode, the DC quiescent current of the circuit does not exceed 1  $\mu$ A. In this configuration, the output impedance is 20 k $\Omega$  on each output.

### Layout Recommendation

Connect C1 as close as possible to the Vp pin.

Connect C2 and C3 as close as possible to the NCP2815.

Route the audio signal and SGND far away from Vp, CPP, CPM, PVM and PGND to avoid any perturbation due to the switching.

### **ORDERING INFORMATION**

| Device         | Package   | Shipping <sup>†</sup> |
|----------------|---|-----------------------|
| NCP2815AFCT2G  | CSP - 12 - 1.6 x 1.2 mm<br>(Pb-Free)                                | 3000 / Tape & Reel    |
| NCP2815BFCT2G  | CSP - 12 - 1.6 x 1.2 mm<br>(Pb-Free)                                | 3000 / Tape & Reel    |
| NCP2815BFCCT2G | CSP – 12 – 1.6 x 1.2 mm<br>(Backside laminate coating)<br>(Pb-Free) | 3000 / Tape & Reel    |


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


NOCAP is a trademark of Semiconductor Components Industries, LLC (SCILLC).






SCALE 4:1







NOTES:

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

| CHOWING OF SOLDER |                                  |      |  |  |  |
|-------------------|----------------------------------|------|--|--|--|
|                   | MILLIMETERS                      |      |  |  |  |
| DIM               | MIN                              | MAX  |  |  |  |
| Α                 | 0.50                             | 0.56 |  |  |  |
| A1                | 0.17                             | 0.23 |  |  |  |
| A2                | 0.33                             | 0.39 |  |  |  |
| b                 | 0.24                             | 0.29 |  |  |  |
| D                 | 1.62 BSC<br>1.22 BSC<br>0.40 BSC |      |  |  |  |
| E                 |                                  |      |  |  |  |
| е                 |                                  |      |  |  |  |

### GENERIC **MARKING DIAGRAM\***

| °xxxxx |
|--------|
| ALYWW  |
| -      |

XXXXX = Specific Device Code А

- = Assembly Location
- = Wafer Lot

L

Y

- = Year
- = Work Week WW
- = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot " •", may or may not be present.

| DOCUMENT NUMBER:   | 98AON48124E | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |  |  |
|--|-------------|---|-------------|--|--|
| DESCRIPTION: 12 PIN FLIP-CHIP, 1.62 X 1.22, 0.4P PAGE 1  |             |   | PAGE 1 OF 1 |  |  |
| ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the |             |   |             |  |  |

12 PIN FLIP-CHIP, 1.62x1.22, 0.4P CASE 499BJ **ISSUE C** 

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi: NCP2815BFCCT2G