#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	6V
PV <sub>DD</sub> to PGND	6V
GND to PGND	0.3V to +0.3V
PV <sub>DD</sub> to V <sub>DD</sub>	0.3V to +0.3V
All Other Pins to GND	0.3V to $(V_{DD} + 0.3V)$
Continuous Current Into/Out of PV <sub>DD</sub> /F	PGND/OUT±600mA
Continuous Input Current (all other pir	ns)±20mA
Duration of OUT_ Short Circuit to GNE	
Duration of Short Circuit Between OUT-	+ and OUIContinuous

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
10-Pin TDFN (derate 24.4mW/°C above +70	°C)1951.2mW
12-Bump UCSP (derate 6.1mW/°C above +7	70°C)484mW
Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering)	
Reflow	+235°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = PV_{DD} = V_{\overline{SHDN}} = 3.3V, V_{GND} = V_{PGND} = 0, SYNC = GND (FFM), R_L = \infty, R_L connected between OUT+ and OUT-, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 1, 2)$ 

PARAMETER	SYMBOL	COI	CONDITIONS		TYP	MAX	UNITS
GENERAL							
Supply Voltage Range	V <sub>DD</sub>	Inferred from PSRF	R test	2.5		5.5	V
Quiescent Current	IDD				5.4	7	mA
Shutdown Current	I <sub>SHDN</sub>				0.3	10	μΑ
Turn-On Time	ton				30		ms
Input Resistance	RIN	$T_A = +25^{\circ}C$		12	20		kΩ
			MAX9705A	0.88	1.0	1.12	
   Input Bias Voltage	V <sub>BIAS</sub>	Either input	MAX9705B	0.73	0.83	0.93	V
Input Blae Voltage	• BIAS	Little input	MAX9705C	0.61	0.71	0.81	]
			MAX9705D	0.48	0.56	0.64	
		MAX9705A		1.9	2.0	2.1	
Voltage Gain	Av	MAX9705B		3.8	4.0	4.2	V/V
Voltage dall1	Αν	MAX9705C		5.7	6.0	6.3	
		MAX9705D		9.5	10	10.5	
Output Offset Voltage	Vos	T <sub>A</sub> = +25°C			±10	±69	mV
Common-Mode Rejection Ratio	CMRR	$f_{IN} = 1kHz$ , input re	f <sub>IN</sub> = 1kHz, input referred		56		dB
		$V_{DD} = 2.5V \text{ to } 5.5V, T_A = +25^{\circ}C$		50	75		
Power-Supply Rejection Ratio (Note 3)	PSRR	000ms\/ vimmle	f <sub>RIPPLE</sub> = 217Hz		75		dB
(Note 3)		200mV <sub>P-P</sub> ripple	f <sub>RIPPLE</sub> = 20kHz		60		
			$R_L = 8\Omega$		600		
Output Power	Pout	$THD+N = 1\%,$ $f_{ N} = 1kHz$	$R_L = 4\Omega$ MAX9705_ETB+T and MAX9705_EUB+ only		950		mW
Total Harmonic Distortion	THD+N	f <sub>IN</sub> = 1kHz, either	$R_L = 8\Omega$ , $P_{OUT} = 450$ mW		0.02		- %
Plus Noise	I IIID+N	FFM or SSM	$R_{L} = 4\Omega,$ $P_{OUT} = 375 \text{mW}$		0.025		/0
01: 1/0		Peak voltage,	Into shutdown		-68		15
Click/Pop Level	KCP	A-weighted (Notes 3, 4)	Out of shutdown		-60.5		dB
Output Slew Rate	SR		•		176		V/µs

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = PV_{DD} = V_{\overline{SHDN}} = 3.3V, V_{GND} = V_{PGND} = 0, SYNC = GND (FFM), R_L = \infty, R_L connected between OUT+ and OUT-, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 1, 2)$ 

PARAMETER	SYMBOL	CC	NDITIONS		MIN	TYP	MAX	UNITS
Rise/Fall Time	trise, trall	10% to 90%				15		ns
			BW = 22Hz	FFM		91		
Signal-to-Noise Ratio	SNR	Vout = 2VRMS	to 22kHz	SSM		89		dB
Signal-to-Noise Hatio	SINH	VOUT = 2VRMS	Awaightad	FFM		93		иь
			A-weighted	SSM		91		
		SYNC = GND			980	1100	1220	
Oscillator Frequency	fosc	SYNC = V <sub>DD</sub> (SSM mode)			1220		kHz	
						±120		
SYNC Frequency Lock Range					800		2000	kHz
Efficiency	η	$P_{OUT} = 800$ mW, $f_{IN} = 1$ kHz, $R_L = 8\Omega$				89		%
DIGITAL INPUTS (SHDN, SYNC)	)							
Innut Threeholds		V <sub>IH</sub> V <sub>IL</sub>		2			\/	
Input Thresholds						0.8	- V	
SHDN Input Leakage Current			_			0.1	±10	μΑ
SYNC Input Current		(Note 5)	(Note 5)			-1.25	±10	μΑ

#### **ELECTRICAL CHARACTERISTICS**

 $(\textbf{V}_{DD} = \textbf{P}_{DD} = \textbf{V}_{SHDN} = \textbf{5V}, \text{ V}_{GND} = \text{V}_{PGND} = 0, \text{ SYNC} = \text{GND (FFM)}, \text{ R}_{L} = \infty, \text{ R}_{L} \text{ connected between OUT+ and OUT-, T}_{A} = \text{T}_{MIN} \text{ to T}_{MAX}, \text{ unless otherwise noted. Typical values are at T}_{A} = +25^{\circ}\text{C.}) \text{ (Notes 1, 2)}$ 


PARAMETER	SYMBOL		C	ONDITIONS		MIN	TYP	MAX	UNITS
Quiescent Current	I <sub>DD</sub>						7		mA
Shutdown Current	ISHDN						0.55		μΑ
Power Cupply Paiestian Ratio	PSRR	200m\/= = ri	nnla	f = 217Hz			75		40
Power-Supply Rejection Ratio	PSRR	200mV <sub>P-P</sub> ri	ppie	f = 20kHz		60			dB
							750		
		TUD . N. 10/	0/	$R_L = 8\Omega$			1400		
Output Power	Pout	$     \begin{array}{l}         \text{THD+N} = 1\%, \\         f = 1 \text{kHz}     \end{array} $			_ETB+T and _EUB+ only		2300		mW
Total Harmonic Distortion	THD+N	f = 1kHz, eit	ther	$R_L = 8\Omega$ , F	OUT = 1.0W		0.02		%
Plus Noise	I UD+N	FFM or SSM	FFM or SSM		$P_{OUT} = 1.75W$		0.05		76
		BW =		= 22Hz to	FFM		94		
0: 1: 1: 5:	CNID	Vout =	22kh	Ηz	SSM		91		4D
Signal-to-Noise Ratio	SNR	3V <sub>RMS</sub>	Δ	a i aula ta al	FFM		97		dB
			A-we		SSM		93		

- Note 1: All devices are 100% production tested at +25°C. All temperature limits are guaranteed by design.
- Note 2: Testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For  $R_L = 4\Omega$ ,  $L = 33\mu H$ . For  $R_L = 8\Omega$ ,  $L = 68\mu H$ . For  $R_L = 16\Omega$ ,  $L = 136\mu H$ .
- Note 3: Inputs AC-coupled to GND.
- Note 4: Testing performed with 8Ω resistive load in series with 68μH inductive load connected across BTL output. Mode transitions are controlled by SHDN pin. K<sub>CP</sub> level is calculated as 20 x log[(peak voltage under normal operation at rated power level)/(peak voltage during mode transition, no input signal)]. Units are expressed in dB.
- **Note 5:** SYNC has a  $1M\Omega$  resistor to  $V_{REF} = 1.25V$ .




### Typical Operating Characteristics

 $(V_{DD} = 3.3V, SYNC = V_{DD} (SSM), differential input, T_A = +25^{\circ}C, unless otherwise noted.$  Typical Operating Characteristics for  $4\Omega$  load condition apply to the MAX9705 ETB+T only.)




### **Typical Operating Characteristics (continued)**


 $(V_{DD}=3.3V, SYNC=V_{DD} (SSM), differential input, T_A=+25^{\circ}C, unless otherwise noted.$  Typical Operating Characteristics for  $4\Omega$  load condition apply to the MAX9705\_ETB+T only.)




### Typical Operating Characteristics (continued)


 $(V_{DD} = 3.3V, SYNC = V_{DD} (SSM), differential input, T_A = +25^{\circ}C, unless otherwise noted.$  Typical Operating Characteristics for  $4\Omega$  load condition apply to the MAX9705\_ETB+T only.)









## POWER-SUPPLY REJECTION RATIO vs. FREQUENCY




#### FIXED-FREQUENCY-MODE OUTPUT SPECTRUM vs. FREQUENCY



## SPREAD-SPECTRUM-MODE OUTPUT SPECTRUM vs. FREQUENCY





## SPREAD-SPECTRUM-MODE OUTPUT SPECTRUM vs. FREQUENCY





### Typical Operating Characteristics (continued)

 $(V_{DD}=3.3V, SYNC=V_{DD} (SSM), differential input, T_A=+25^{\circ}C, unless otherwise noted.$  Typical Operating Characteristics for  $4\Omega$  load condition apply to the MAX9705\_ETB+T only.)

















## SHUTDOWN CURRENT vs. SUPPLY VOLTAGE







## **Functional Diagram**



### **Pin Description**

PIN	вимр	NAME	FUNCTION
TDFN	UCSP	NAME	FUNCTION
1	A1	V <sub>DD</sub>	Analog Power Supply
2	B1	IN+	Noninverting Audio Input
3	C1	IN-	Inverting Audio Input
4	C2	GND	Analog Ground
5	B2	SHDN	Active-Low Shutdown Input. Connect to V <sub>DD</sub> for normal operation.
6	A3	SYNC	Frequency Select and External Clock Input.  SYNC = GND: Fixed-frequency mode with fs = 1100kHz.  SYNC = VDD: Spread-spectrum mode with fs = 1220kHz ±120kHz.  SYNC = Clocked: Fixed-frequency mode with fs = external clock frequency.
7	В3	PGND	Power Ground
8	A4	OUT+	Amplifier-Output Positive Phase
9	C4	OUT-	Amplifier-Output Negative Phase
10	B4	PV <sub>DD</sub>	H-Bridge Power Supply
_	_	EP	Exposed Pad. Internally connected to ground. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point (TDFN only).

### **Detailed Description**

The MAX9705 ultra-low-EMI, filterless, Class D audio power amplifier features several improvements to switch-mode amplifier technology. The MAX9705 features output driver active emissions limiting circuitry to reduce EMI. Zero dead time technology maintains state-of-the-art efficiency and THD+N performance by allowing the output FETs to switch simultaneously without cross-conduction. A unique filterless modulation scheme, synchronizable switching frequency, and spread-spectrum mode create a compact, flexible, low-noise, efficient audio power amplifier while occupying minimal board space. The differential input architecture reduces common-mode noise pickup with or without the use of input-coupling capacitors. The MAX9705 can also be configured as a single-ended input amplifier without performance degradation.

Thermal-overload and short-circuit protection prevent the MAX9705 from being damaged during a fault condition. The amplifier is disabled if the die temperature reaches +125°C. The die must cool by 10°C before normal operation can continue. The output of the MAX9705 shuts down if the output current reaches approximately 2A. Each output FET has its own short-circuit protection. This protection scheme allows the amplifier to survive shorts to either supply rail. After a thermal overload or short circuit, the device remains disabled for a minimum of 50µs before

attempting to return to normal operation. The amplifier will shut down immediately and wait another 50µs before turning on if the fault condition is still present. This operation will cause the output to pulse during a persistent fault.

Comparators monitor the MAX9705 inputs and compare the complementary input voltages to the sawtooth waveform. The comparators trip when the input magnitude of the sawtooth exceeds their corresponding input voltage. Both comparators reset at a fixed time after the rising edge of the second comparator trip point, generating a minimum-width pulse ton(MIN) at the output of the second comparator (Figure 1). As the input voltage increases or decreases, the duration of the pulse at one output increases (the first comparator to trip), while the other output pulse duration remains at ton(MIN). This causes the net voltage across the speaker (Vout+ - Vout-) to change.

## Operating Modes

#### Fixed-Frequency Modulation (FFM) Mode

The FFM mode is selected by setting SYNC = GND for a 1.1MHz switching frequency. In FFM mode, the frequency spectrum of the Class D output consists of the fundamental switching frequency and its associated harmonics (see the Wideband Output Spectrum Fixed-Frequency Mode graph in the *Typical Operating Characteristics*).




Figure 1. MAX9705 Outputs with an Input Signal Applied

### **Table 1. Operating Modes**

SYNC INPUT	MODE
GND	FFM with $f_S = 1100kHz$
V <sub>DD</sub>	SSM with $f_S = 1220kHz \pm 120kHz$
Clocked	FFM with f <sub>S</sub> = external clock frequency

### Spread-Spectrum Modulation (SSM) Mode

The MAX9705 features a unique spread-spectrum mode that flattens the wideband spectral components, improving EMI emissions by 5dB. Proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency (see the *Typical Operating Characteristics*). Select SSM mode by setting SYNC = VDD. In SSM mode, the switching frequency varies randomly by ±120kHz around the center frequency (1.22MHz). The modulation scheme remains

the same, but the period of the sawtooth waveform changes from cycle to cycle (Figure 2). Instead of a large amount of spectral energy present at multiples of the switching frequency, the energy is now spread over a bandwidth that increases with frequency. Above a few megahertz, the wideband spectrum looks like white noise for EMI purposes (see the EMI Spectrum Diagram).

#### External Clock Mode

The SYNC input allows the MAX9705 to be synchronized to a system clock moving the spectral components of the switching harmonics to insensitive frequency bands. Applying an external TTL clock of 800kHz to 2MHz to SYNC synchronizes the switching frequency of the MAX9705. The period of the SYNC clock can be randomized, enabling the MAX9705 to be synchronized to another MAX9705 operating in SSM mode.

10 /U/XI/M




Figure 2. MAX9705 Output with an Input Signal Applied (SSM Mode)

#### Filterless Modulation/Common-Mode Idle

The MAX9705 uses Maxim's unique modulation scheme that eliminates the LC filter required by traditional Class D amplifiers, improving efficiency, reducing component count, and conserving board space and system cost. Conventional Class D amplifiers output a 50% duty cycle square wave when no signal is present. With no filter, the square wave appears across the load as a DC voltage, resulting in a finite load current, increasing power consumption. When no signal is present at the input of the MAX9705, the outputs switch as shown in Figure 3. Because the MAX9705 drives the speaker differentially, the two outputs cancel each other, resulting in no net idle-mode voltage across the speaker, minimizing power consumption.

#### **Efficiency**

Efficiency of a Class D amplifier is attributed to the region of operation of the output stage transistors. In a

Class D amplifier, the output transistors act as currentsteering switches and consume negligible additional power. Any power loss associated with the Class D output stage is mostly due to the I<sup>2</sup>R loss of the MOSFET on-resistance and supply current.

The theoretical best efficiency of a linear amplifier is 78%; however, that efficiency is only exhibited at peak output powers. Under normal operating levels (typical music reproduction levels), efficiency falls below 30%, whereas the MAX9705 still exhibits >70% efficiencies under the same conditions (Figure 4).

#### Shutdown

The MAX9705 has a shutdown mode that reduces power consumption and extends battery life. Driving SHDN low places the MAX9705 in a low-power (0.3µA) shutdown mode. Connect SHDN to VDD for normal operation.




Figure 3. MAX9705 Outputs with No Input Signal

#### Click-and-Pop Suppression

The MAX9705 features comprehensive click-and-pop suppression that eliminates audible transients on start-up and shutdown. While in shutdown, the H-bridge is in a high-impedance state. During startup or power-up, the input amplifiers are muted and an internal loop sets the modulator bias voltages to the correct levels, preventing clicks and pops when the H-bridge is subsequently enabled. For 30ms following startup, a soft-start function gradually unmutes the input amplifiers.

# Applications Information Filterless Operation

Traditional Class D amplifiers require an output filter to recover the audio signal from the amplifier's output. The filters add cost, increase the solution size of the amplifier, and can decrease efficiency and THD+N performance. The traditional PWM scheme uses large differential output swings (2 x V<sub>DD</sub> peak-to-peak) and causes large ripple currents. Any parasitic resistance in the filter components results in a loss of power, lowering the efficiency.

The MAX9705 does not require an output filter. The device relies on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output. Eliminating the output filter results in a smaller, less costly, more efficient solution.

Because the frequency of the MAX9705 output is well beyond the bandwidth of most speakers, voice coil movement due to the square-wave frequency is very small. Although this movement is small, a speaker not




Figure 4. MAX9705 Efficiency vs. Class AB Efficiency

designed to handle the additional power can be damaged. For optimum results, use a speaker with a series inductance >10 $\mu$ H. Typical 8 $\Omega$  speakers exhibit series inductances in the 20 $\mu$ H to 100 $\mu$ H range.

#### **Power-Conversion Efficiency**

Unlike a class AB amplifier, the output offset voltage of a Class D amplifier does not noticeably increase quiescent-current draw when a load is applied. This is due to the power conversion of the Class D amplifier. For example, an 8mV DC offset across an  $8\Omega$  load results in 1mA extra current consumption in a Class AB device. In the Class D case, an 8mV offset into  $8\Omega$  equates to an additional power drain of  $8\mu W$ . Due to the high efficiency of the Class D amplifier, this represents an additional quiescent-current draw of  $8\mu W/(V_{DD}/100\eta)$ , which is on the order of a few microamps.

## Input Amplifier Differential Input

The MAX9705 features a differential input structure, making it compatible with many CODECs, and offering improved noise immunity over a single-ended input amplifier. In devices such as cellular phones, high-frequency signals from the RF transmitter can be picked up by the amplifier's input traces. The signals appear at the amplifier's inputs as common-mode noise. A differential input amplifier amplifies the difference of the two inputs; any signal common to both inputs is canceled.

#### Single-Ended Input

The MAX9705 can be configured as a single-ended input amplifier by capacitively coupling either input to GND and driving the other input (Figure 5).

\_\_ /N/XI/M

Note that the single-ended voltage range of the MAX9705A is 3V<sub>P-P</sub>. This limits the achievable output power for this device. Use higher gain versions (MAX9705B, MAX9705C, MAX9705D) if higher output power is desired in a single-ended application.

#### **DC-Coupled Input**

The input amplifier can accept DC-coupled inputs that are biased within the amplifier's common-mode range (see the *Typical Operating Characteristics*). DC coupling eliminates the input-coupling capacitors, reducing component count to potentially one external component (see the *System Diagram*). However, the low-frequency rejection of the capacitors is lost, allowing low-frequency signals to feed through to the load.

### **Component Selection**

#### Input Filter

An input capacitor,  $C_{IN}$ , in conjunction with the input resistance of the MAX9705 forms a highpass filter that removes the DC bias from an incoming signal. The AC-coupling capacitor allows the amplifier to bias the signal to an optimum DC level. Assuming zero source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$

Choose C<sub>IN</sub> so f<sub>-3dB</sub> is well below the lowest frequency of interest. Setting f<sub>-3dB</sub> too high affects the low-frequency response of the amplifier. Use capacitors whose dielectrics have low-voltage coefficients, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, may result in increased distortion at low frequencies. If a ceramic capacitor is selected due to size constraints, use the largest package possible to minimize voltage coefficient effects. In addition, use X7R dielectrics as opposed to Y5V or Z5U.

Other considerations when designing the input filter include the constraints of the overall system and the actual frequency band of interest. Although high-fidelity audio calls for a flat gain response between 20Hz and 20kHz, portable voice-reproduction devices such as cellular phones and two-way radios need only concentrate on the frequency range of the spoken human voice (typically 300Hz to 3.5kHz). In addition, speakers used in portable devices typically have a poor response below 150Hz. Taking these two factors into considera-




Figure 5. Single-Ended Input

tion, the input filter may not need to be designed for a 20Hz to 20kHz response, saving both board space and cost due to the use of smaller capacitors.

#### **Output Filter**

The MAX9705 does not require an output filter. The device passes FCC emissions standards with 24in of unshielded twisted-pair speaker cables. However, an output filter can be used if a design is failing radiated emissions due to board layout or excessive cable length, or the circuit is near EMI-sensitive devices.

#### Supply Bypassing/Layout

Proper power-supply bypassing ensures low-distortion operation. For optimum performance, bypass VDD to GND and PVDD to PGND with separate 1µF capacitors as close to each pin as possible. A low-impedance, high-current power-supply connection to PVDD is assumed. Additional bulk capacitance should be added as required depending on the application and power-supply characteristics. GND and PGND should be star connected to system ground. Refer to the MAX9705 evaluation kit for layout guidance.

#### **Stereo Configuration**

Two MAX9705s can be configured as a stereo amplifier (Figure 6). Device U1 is the master amplifier; its unfiltered output drives the SYNC input of the slave device (U2), synchronizing the switching frequencies of the two devices. Synchronizing two MAX9705s ensures that no beat frequencies occur within the audio spectrum. This configuration works when the master device is in either FFM or SSM mode. There is excellent THD+N performance and minimal crosstalk between devices due to the SYNC connection (Figures 7 and 8). U2 locks onto only the frequency present at SYNC, not the pulse width. The internal feedback loop of device U2 ensures that the audio component of U1's output is rejected.




Figure 6. Master-Slave Stereo Configuration




Figure 7. Master-Slave THD+N




Figure 8. Master-Slave Crosstalk




Figure 9a. Single-Ended Drive of MAX9705 Plus Volume

# 

Figure 9b. Improved Single-Ended Drive of MAX9705 Plus Volume

### **Pin Configurations**

TOP VIEW	PV <sub>DD</sub>	-TUO OUT+	PGND	SYNC	
	10	9 8	[7]	6 ;	
	+	MAXS			
	[1]		4	5	
	V <sub>DD</sub>	≛ ≜ TDI	9	SHDN	
TOP VIEW (BUMP SIDE D	OWN)	MAXS	9705		
	1	2	3	4	1
А	V <sub>DD</sub>		SYNC	0UT+	
В	IN+ (	SHDN	PGND	PV <sub>DD</sub>	
С	IN-	GND (_)		OUT-	
L		UC	SP		_

### **Selector Guide**

PART	PIN-PACKAGE	GAIN (dB)
MAX9705AETB+T	10 TDFN	6
MAX9705AEBC+T	12 UCSP	6
MAX9705BETB+T	10 TDFN	12
MAX9705BEBC+T	12 UCSP	12
MAX9705CETB+T	10 TDFN	15.6
MAX9705CEBC+T	12 UCSP	15.6
MAX9705DETB+T	10 TDFN	20
MAX9705DEBC+T	12 UCSP	20


## \_Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX9705CETB+T	-40°C to +85°C	10 TDFN	ACZ
MAX9705CEBC+T	-40°C to +85°C	12 UCSP	ACI
MAX9705DETB+T	-40°C to +85°C	10 TDFN	ADA
MAX9705DEBC+T	-40°C to +85°C	12 UCSP	ACJ

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

## System Diagram



<b></b>	•	
Chip I	ntorma	ation

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

**Package Information** 

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
10 TDFN	T1033-1	<u>21-0137</u>
12 UCSP	B12-11	21-0104

NIXIN

PROCESS: BICMOS

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
2	8/08	Removed µMAX package option	1–7, 9, 10, 15
3	5/09	Removed SYNC unconnected mode	3, 7, 9, 10, 14

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Maxim Integrated:

MAX9705BETB+T MAX9705AETB+T MAX9705CETB+T MAX9705DETB+T