Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.

Electrical Characteristics

(V_{DD} = 4.75V to 5.25V, V_{SS} = -10.8V to -15.75V, f_{CLK} = 5.5MHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

Electrical Characteristics (continued)

(V_{DD} = 4.75V to 5.25V, V_{SS} = -10.8V to -15.75V, f_{CLK} = 5.5MHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

Timing Characteristics

(V_{DD} = 5V, V_{SS} = -12V or -15V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.) (Note 5)

Note 1: These tests are performed at V_{DD} = +5V. V_{SS} = -15V. Operation over supply is guaranteed by supply-rejection tests.

Note 2: Ideal full-scale transition is at $+5\overline{V}$ - 3/2 LSB = $+4.9991\overline{V}$ adjusted for offset error.

Note 3: Guaranteed, not tested.

Note 4: Temperature drift is defined as the change in output voltage from +25°C to T_{MIN} or T_{MAX}. It is calculated as $T_C = (\Delta V_{REF}/V_{REF})/\Delta T$.

Note 5: Control inputs specified with $t_r = t_f = 5$ ns (10% to 90% of +5V) and timed from a voltage level of 1.6V. Output delays are measured to +0.8V if going low, or +2.4V if going high. For a data-hold time, a change of 0.5V is measured. See Figures 4 and 5 for load circuits.

Note 6: Guaranteed, not tested.

Pin Configurations

Pin Description

Figure 1. MAX121 in the Simplest Operational Mode (Continuous-Conversion Mode)

Detailed Description

ADC Operation

The MAX121 uses successive approximation and input track/hold (T/H) circuitry to convert an analog signal to a 14-bit serial digital output code. The control logic interfaces easily to most microprocessors (µPs) and digital signal processors (DSPs), requiring only a few passive components for most applications. The T/H does not require an external capacitor. Figure 1 shows the MAX121 in its simplest operational configuration.

Analog Input Track/Hold

The Equivalent Input Circuit (Figure 2) illustrates the sampling architecture of the ADC's analog comparator. An internal buffer charges the hold capacitor to minimize the required acquisition time between conversions. The analog input appears as a 6kΩ resistor in parallel with a 10pF capacitor.

Between conversions, the buffer input is connected to AIN through the input resistance. When a conversion starts, the buffer input is disconnected from AIN, thus sampling the input. At the end of the conversion, the buffer input is reconnected to AIN, and the hold capacitor tracks the input voltage.

The T/H is in its tracking mode whenever a conversion is not in progress. Hold mode starts approximately 10ns after

Figure 2. Equivalent Input Circuit

a conversion is initiated (aperture delay). The variation in this delay from one conversion to the next (aperture jitter) is typically 30ps. Figures 7–9 detail the track/hold mode and interface timing for the three different interface modes.

lntemal Reference

The MAX121 -5.00V buried-zener reference biases the internal DAC. The reference output is available at the VREF pin and must be bypassed to the AGND pin with a 0.1µF ceramic capacitor in parallel with a 22µF or greater electrolytic capacitor. The electrolytic capacitor's equivalent series resistance (ESR) must be 100mΩ or less to properly compensate the reference output buffer. Sanyo's organic semiconductor capacitors work well; telephone and FAX numbers are provided below.

Sanyo Video Components (USA) Phone: (619) 661-6835 FAX: (619) 661-1055 Sanyo Electric Company, LTD. (Japan) Phone: 0720-70-1005 FAX: 0720-70-1174

Sanyo Fisher Vertriebs GmbH (Germany) Phone: 06102-27041, ext. 44 FAX: 06102-27045

Proper bypassing minimizes reference noise and maintains a low impedance at high frequencies. The internalreference output buffer can sink up to 5mA from an external load.

An external reference voltage can be used to overdrive the MAX121's internal reference, if the external reference lies within the range from -5.05V to -5.10V. The external reference must be capable of sinking a minimum of 5mA. The external V_{RFF} bypass capacitors are still required.

External Clock

The MAX121 requires a TTL-/CMOS-compatible clock for proper operation. The MAX121 accepts clocks in the frequency range from 0.1MHz to 5.5MHz when operating in mode 1 or mode 2 (see the *Operating Modes* section). To satisfy the 400ns acquisition-time requirement with 2 clock cycles, the maximum clock frequency is limited to 5MHz when operating in mode 3 (continuous-conversion mode). The minimum clock frequency in all modes is limited to 0.1MHz due to the droop rate of the internal T/H.

Output Data Format

The conversion result is output as a 16-bit serial data stream, starting with the 14 data bits (MSB first) followed by 2 trailing zeros. The format of the output data is two'scomplement binary. Data is clocked out of the SDATA pin on the rising edge of CLKIN.

The output data can be framed using either the FSTRT or the SFRM output. FSTRT (normally low) goes high for 1

Figure 3. Data-Access + Data-Hold Timing

Figure 4. Load Circuits for Data-Access Time

clock cycle preceding the MSB. A falling edge on FSTRT indicates that the MSB is available on the SDATA output.

The SFRM output (normally high when $\overline{\text{INVFRM}} = \text{V}_{\text{DD}}$) goes low coincident with the MSB appearing at the SDATA pin. SFRM returns high 16 clock cycles later. The polarity of SFRM can be inverted by tying the INVFRM input to DGND. A minimum of 18 clock cycles per conversion is required to obtain a valid SFRM output.

See Figure 3 for the data-access and data-hold timing diagram if several devices share the serial bus. The equivalent load circuits for data-access and data-hold timing are shown in Figures 4 and 5.

Digital Interface

The MAX121 serial interface is compatible with SPI and QSPI serial interfaces. In addition, two framing signals (FSTRT and SFRM) are provided to allow the MAX121 to easily interface to most digital-signal processors (DSP) with no external glue logic. The **INVCLK** input inverts the phase of SCLK relative to CLKIN, and the INVFRM input inverts the phase of the SFRM output. These control signals allow the MAX121 to directly interface to devices with many different serial-interface standards. Specific information for interfacing the MAX121 with SPI, QSPI, and several DSP devices is included in the *Applications Information* section.

Figure 5. Load Circuits for Data-Hold Time

Figure 6. Conversion Control Logic

Timing and Control

The MAX121 has three possible modes of operation, as outlined in the timing diagrams of Figures 7–9 and discussed in the *Operating Modes* section.

In Mode 1, the CONVST input is used to control the start of the conversion. Mode 1 is intended for DSP and other applications where the analog input must be sampled at a precise instant in time.

In Mode 2, the \overline{CS} input controls the start of the conversion. This mode is useful when several devices are multiplexed on the same serial data bus, since the MAX121 outputs are placed in a high-impedance state when \overline{CS} is pulled high.

Mode 3 is the continuous-conversion mode. This mode is intended for data logging and similiar applications where the MAX121 is directly linked to memory through a first-in/first-out (FIFO) buffer or a direct memory access (OMA) port.

In all three operating modes, the start of conversion is controlled by either the \overline{CS} or the \overline{CONVST} input. Both of these inputs must be low for a conversion to take place. Figure 6 shows the logic equivalent for the conversion circuitry. Once the conversion is in progress, it cannot be restarted.

Operating Modes

Mode 1: CONVST Controls Conversion Starts (MODE = VDD, CS = DGND)

Figure 7 shows the timing diagram for mode 1. In this mode, conversion start operations are controlled by the CONVST input.

A falling edge on the CONVST input places the T/H into the hold mode and starts a conversion in the successive approximation register (SAR). The FSTRT (normally low) output goes high on the next rising clock edge and remains high for one clock cycle. On the next rising clock edge, FSTRT goes low and the SFRM output goes low $(\overline{INVFRM} = V_{DD})$, indicating that the MSB is ready to be latched. SFRM remains high for 16 clock cycles (4 data bits plus 2 trailing zeros).

The T/H amplifier returns to the track mode when the 14th bit (D0) is clocked out of the SDATA pin. A new conversion can be initiated by the CONVST input after the 400ns minimum acquisition time has been satisfied.

 \overline{CS} must be low to start a conversion. In applications where the MAX121 interfaces with a dedicated serial port, CS can be hardwired to DGND. To interface the MAX121 to a multiplexed serial bus, \overline{CS} can be externally driven low to enable conversions, or driven high to place the serial outputs into a high-impedance state.

Figure 7. CONVST Controls Conversion Starts (Mode 1)

Mode 2: CS Controls Conversion Starts (MODE = VDD, CONVST = DGND)

Figure 8 shows the timing diagram for mode 2. In mode 2, $\overline{\text{CS}}$ controls the conversion start and enables the serial output pins. Mode 2 is useful in applications where the MAX121 shares the output data bus with other devices. When \overline{CS} is driven high, the MAX121 is disabled and its serial outputs (SCLK, SDATA, SFRM, and FSTRT) are placed into a high-impedance state.

A falling edge on the \overline{CS} input places the T/H into the hold mode and starts a conversion in the SAR. The FSTRT and SFRM outputs can be used to frame the output data as described in the mode 1 section. \overline{CS} must remain low for the duration of the conversion.

The T/H amplifier returns to the track mode when the 14th bit (D0) is clocked out of the SDATA pin. A new conversion can be initiated by the $\overline{\text{CS}}$ input after the 400ns acquisition time has been satisfied.

Mode 3: Continuous-Conversion Mode (CONVST = CS = MODE = DGND)

For applications that do not require precise control of sampling in time, such as data logging, the MAX121 can operate in continuous-conversion mode, directly linked to memory through DMA ports or a FIFO buffer.

In this mode, conversions are performed continuously at the rate of one conversion for every 16 clock cycles, which includes 2 clock cycles for the T/H acquisition time. To satisfy the 400ns minimum acquisition-time requirement within 2 clock cycles, the MAX121 's maximum clock frequency is limited to 5MHz when operating in mode 3.

The FSTRT output is used to frame data, as described in the mode 1 section and the mode 3 timing diagram (Figure 9). The SFRM output is meaningless in mode 3, since it will not change state.

The MODE input should be hardwired to DGND, since this input must be low when the MAX121 powers up for proper operation of mode 3. To disable conversions, drive CONVST high. To put the serial outputs into a highimpedance state, drive \overline{CS} high.

Figure 8. CS Controls Conversion Starts (Mode 2)

Figure 9. Continuous-Conversion Mode (Mode 3)

Applications Information

Initialization After Power-Up

Upon power-up, the first conversion of the MAX121 will be valid if the following conditions are met:

- 1) Allow 16 clock cycles for the internal T/H to enter the track mode, plus a minimum of 400ns in the track mode for the data-acquisition time.
- 2) Make sure the reference voltage has settled. Allow 0.5ms for each 1µF of reference bypass capacitance 11ms for a 22µF capacitor.

Clock and Control Synchronization

If the clock and conversion start inputs (\overline{CONVST} or \overline{CS} see the *Operating Modes* section) are not synchronized, the conversion time can vary from 15 to 16 clock cycles. The SAR always changes state on the rising edge of the CLKIN input. To ensure a fixed conversion time, see Figure 10 and the following guidelines.

For a conversion time of 15 clock cycles, the conversion start input(s) should go low at least 50ns before the next rising edge of CLKIN. For a conversion time of 16 clock

Figure 10. Clock and Control Synchronization

cycles, the conversion start input(s) should go low within 10ns of the next rising edge of CLKIN. If the conversion start input(s) go low from 10ns of the next rising edge of CLKIN. If the conversion start input(s) go low from 10ns to 50ns before the next rising edge of CLKIN, the number of clock cycles required is undefined and can be either 15 or 16. For best analog performance, the conversion start inputs must be synchronized with CLKIN.

Maximum Clock Rate tor Serial Interface

The maximum serial clock rate depends upon the minimum setup time required by the receiving processor's serial data input and the ADC's maximum clock-to-data delay. The MAX121 allows two fundamentally different methods of clocking data into the processor. In the first clocking method, CLKIN is both the input clock to the MAX121 and the serial clock for the processor. With the second method, CLKIN is the input clock for the MAX121 while SCLK is the serial clock for shifting data into the processor (see Figure 11).

The first method would generally be used with simple serial-interface standards (such as SPI) where the processor does not support asynchronous data transfers. The maximum clock-to-data delay would be t_{CD} + tsc. For this case, calculate the maximum serial clock rate with the following formula:

$$
f_{CLKIN} = (1/2) \times 1/(t_{SU} + t_{CD} + t_{SC})
$$

where t_{SU} is the minimum data setup time required at the processor serial data input, t_{CD} is the maximum CLKIN to-SCLK delay of the MAX121, and t_{SC} is the maximum SCLK-to-SDATA delay for the MAX121.

The second type of interface is intended for applications where the processor supports asynchronous data transfers. The SCLK output of the MAX121 drives the serial clock of the processor, eliminating the t_{CD} term from the above equation and allowing the use of faster clocks. For this case, calculate the maximum serial clock rate with the following formula:

$$
f_{CLKIN} = (1/2) \times 1/(t_{SU} + t_{SC})
$$

where the variables are as defined above.

Motorola SPI Serial Interface (CPOL = 0, CPHA = 1)

Figure 13 shows the MAX121 and processor interface connections required to support the SPl standard. Figure 12 shows the SPI interface timing diagram. For SPI interfaces, the processor \overline{SS} input should be pulled high, to configure the processor as the master. An I/O port from the processor drives the MAX121 CONVST (mode 1) or CS (mode 2) low to control the conversion starts. The SCK output of the processor will drive the CLKIN of the MAX121. The MISO I/O of the processor is driven by the SDATA output of the MAX121.

The SPI standard requires that all data transfers occur in blocks of 8 bits, but the MAX121 outputs data in 16-bit blocks. Therefore, two 1-byte read operations are required to receive the full 14 data bits from the MAX121.

A conversion is initiated by driving the processor I/O port low. Next, a write operation must be performed by the processor to activate the serial clock and read the first 8 bits of data from the MAX121.

The MAX121 output data transitions on the rising edge of the clock. The processor reads data on the falling edge of the clock (CPHA = 1). This provides one half clock cycle to satisfy the minimum setup and hold time requirement of the processor data input. The maximum clock rate for SPI interfaces is 2MHz.

The first byte of data read by the processor will consist of a leading zero followed by the 7 MSBs of data. A second write operation should then be initiated to read the second byte of data, which contains the 7 LSBs of conversion data followed by a trailing zero. To minimize errors due to the droop of the MAX121 internal T/H, limit the maximum time delay between the conversion start and the end of the second read operation to no more than 160µs.

Figure 11. Timing Diagram for Serial Data

Motorola QSPI Serial Interlace (CPOL = 0, CPHA = 1)

Figure 14 shows the connections required to implement a QSPI interface with the MAX121. The timing diagram for this interface is shown in Figure 15. The QSPI standard is similiar to SPI, with the primary differences as follows:

- 1) QSPI allows arbitrary length data transfers from 8 to 16 bits, so only one read operation is required to receive the 14 bits of output data from the MAX121.
- 2) QSPI allows clock rates up to 4MHz, compared to 2MHz with SPI.

ADSP2101 Serial Interlace

Figure 16 shows the connections required to interface the MAX121 to Analog Devices' ADSP2101 DSP. Figure 17 is a plot of the timing diagram. The ADSP2101 has a highspeed serial interface with a minimum serial data setup time of 10ns (t_{SCS}) and a minimum data-hold time of 10ns (t_{SCH}) . This interface permits operation of the MAX121 at its maximum clock rate of 5.5MHz.

An output port of the ADSP2101 drives the MAX121 CONVST input low to initiate a conversion. The SFRM output of the MAX121 drives the RFS (Receive Frame Synchronization) input to the DSP low to indicate that the MSB has been shifted out of the MAX121 SDATA pin. On the next falling edge on SCLK, the MSB is shifted into the ADSP2101 serial input. Note that the MAX121 INVFRM input is grounded to provide the proper phase for the SFRM output.

The SCLK terminal of the ADSP2101 is configured as an input and is driven by the MAX121 SCLK output to clock data into the DSP. The SFRM output remains low for 16 clock cycles, allowing the 14 data bits to be shifted into the ADSP2101, followed by 2 trailing zeros.

Figure 12. SPI Interface Timing Diagram

Figure 15. QSPI Interface Timing Diagram

Figure 16. ADSP2101 to MAX121 Interface

Figure 17. ADSP2101 Interface Timing Diagram

Figure 18. NEC µP077230 Interlace Circuit

NEC µPD77230 Serial Interface

Figure 18 shows the connections required to interface the MAX121 to NEC's µPD77230 DSP without external glue logic. The timing diagram is shown in Figure 19. See the *Maximum Clock Rate for Serial Interface* section to determine the maximum usable clock rate for this interface, substituting t S ISS for t S U in the equations. The t $HSSI$ term in the timing diagram is the minimum data-hold time for the µPD77230's serial data input.

An I/O port of the µPD77230 drives the MAX121 CONVST pin low to initiate a conversion. The MAX121 SFRM output drives the SIEN (Serial Input Enable) terminal of the DSP low to frame the data. On the next falling edge of SCLK, the MSB is shifted into the SI (Serial Input) pin of the µPD77230. SDATA drives the SI terminal of the DSP. The MSB is followed by the other 13 data bits and two trailing zeros, after which the SFRM output returns high to disable the DSP serial input until the next conversion is initiated.

TMS320 High-Speed Serial Interface

The flexibility of the MAX121 permits the implementation of a variety of interfaces with the Texas Instruments' TMS320 DSP. The *TMS320 Simple Serial Interface* section of this data sheet discusses the simplest type of MAX121-to-TMS320 interface, which works with serial clock rates up to 3.2MHz.

This section describes an interface that allows the maximum throughput to be obtained from the MAX121 to-TMS320 system, by operating the MAX121 at its maximum clock. Figure 20 shows the interconnections required to implement this interface. Figure 21 is the timing diagram for this interface.

The MAX121 CLKIN is driven by an external clock oscillator. The XFO I/O port of the TMS320 drives the MAX121 CONVST input low to initiate a conversion. CLKR (Receive Clock) of the TMS320 is configured as an input and driven by the MAX121 SCLK output. Data on the MAX121 SDATA output changes state on the rising edge of the clock, while data is latched into the DR input of the TMS320 on the falling edge. This provides one half clock cycle to meet the setup and hold time requirements of the TMS320 DR input. The maximum skew between the MAX121 SCLK and SDATA is ±65ns at +25°C, so one half clock cycle is more than sufficient to guarantee that the setup and hold time requirement is satisfied.

The FSTRT output of the MAX121 drives the FSR input of the TMS320 to frame the data. A falling edge on the FSTRT output indicates that the MSB is ready to be latched. On the next falling clock edge, the MSB is latched into the TMS320. For this interface, the TMS320 is configured to receive a 16-bit word (RLEN = 01 in the TMS320 serial-port global control register) so the 14 bits of data are clocked into the DSP, followed by two trailing zeros.

Figure 19. NEC µPD77230 Interface Timing Diagram

TMS320 Simple Serial Interface

Figure 22 shows an application circuit using the simplest interface between the MAX121 and the TMS320. The timing diagram for this circuit is shown in Figure 23.

In this circuit, the CLKR port of the TMS320 is configured as a clock output and drives the CLKIN of the MAX121. The MAX121 output changes state on the rising edge of the CLKIN while the data is latched into the DR port of the TMS320 on the falling edge. The XF1 I/O port of the TMS320 drives the MAX121 CONVST input low to initiate a conversion. The FSTRT output of the MAX121 drives the FSR input of the TMS320 to frame the data. A falling edge on the FSTRT output indicates that the MSB is ready to be latched. On the next falling clock edge, the MSB is latched into the TMS320. For this interface, the TMS320 is configured to receive a 16-bit word (RLEN = 01 in the TMS320 serial-port global control register) so the 14 bits of data are

Figure 20. TMS320 High-Speed Serial-lnterface Circuit

clocked into the DSP, followed by two trailing zeros. At T_A $= +25^{\circ}$ C, the clock frequency is limited to approximately 3.2MHz with this interface, due to the CLKIN-to-SDATA maximum delay of 130ns and the 25ns setup and hold time requirement for the TMS320.

Figure 24 is a listing of a short program written in the TMS320 assembly language that initiates conversions in the TMS320 and ships the output data back to the host PC. The C language program listed in Figure 25 displays the results of every 30,000th conversion on the PC screen, along with the min and max values for all conversions performed during one operating sequence.

Digital Bus/Clock Noise

If the clock is active when the T/H is sampling the input signal, errors can be caused by coupling from the CLKIN pin to the analog input. If this is a problem, the clock should be disabled for one clock cycle while the T/H is placed into hold mode. In mode 1, the clock should be disabled (CLKIN = DGND) for one cycle while CONVST is pulsed low. In mode 2, the clock should be disabled (CLKIN = DGND) for one clock cycle while \overline{CS} is driven low. The clock should be reactivated on the first cycle after the conversion is started $(CONVST)$ or \overline{CS} pulsed low).

Layout, Grounding and Bypassing

For best system performance, use PCBs with separate analog and digital ground planes. Wirewrap boards are not recommended. The two ground planes should be tied together at the low-impedance power-supply source, as shown in Figure 26.

Figure 21. TMS320 High-Speed Serial-Interface Timing Diagram

The board layout should ensure that digital and analog signal lines are kept separate, as much as possible. Take care not to run analog and digital (especially clock) lines parallel to one another.

The high-speed comparator in the ADC is sensitive to high-frequency noise in the V_{DD} and V_{SS} power supplies. Bypass these supplies to the analog-ground plane with 0.1µF and 10µF bypass capacitors. Keep capacitor leads at a minimum length for best supply-noise rejection. If the +5V power supply is very noisy, a 5Ω resistor can be connected, as shown in Figure 26, to filter this noise. Figure 27 shows the negative power-supply (V_{SS}) rejection vs. frequency. Figure 28 shows the positive powersupply (V_{DD}) rejection vs. frequency, with and without the optional 5Ω resistor.

Dynamic Performance

High-speed sampling capability and 308kHz throughput make the MAX121 ideal for wideband signal processing. To support these and other related applications, FFT (Fast Fourier Transform) test techniques are used to guarantee the ADC's dynamic frequency response, distortion, and noise at the rated throughput. Specifically, this involves applying a low-distortion sinewave to the ADC input and recording the digital conversion results for a specified time. The data is then analyzed using an FFT algorithm, which determines its spectral content. Conversion errors are then seen as spectral elements outside of the fundamental input frequency.

ADCs have traditionally been evaluated by specifications such as Zero and Full-Scale Error, Integral Nonlinearity (INL), and Differential Nonlinearity (DNL). Such parameters are widely accepted for specifying performance with DC and slowly varying signals, but are less useful in signal processing applications where the ADC's impact on the system transfer function is the main concern. The significance of various DC errors does not translate well to the dynamic case, so different tests are required.

Figure 22. TMS320 Simple Serial-lnterface Circuit

Signal-to-Noise Ratio and Effective Number of Bits

The signal-to-noise plus distortion ratio (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS amplitude of all other ADC output signals. The output band is limited to frequencies above DC and below one-half the ADC sample (conversion) rate.

The theoretical minimum ADC noise is caused by quantization error and is a direct result of the ADC's resolution: $SINAD = (6.02N + 1.76)dB$, where N is the number of bits of resolution. A perfect 14-bit ADC can, therefore, do no better than 86dB. An FFT plot of the output shows the output level in various spectral bands. Figure 29 shows the result of sampling a pure 50kHz sinusoid at a 300kHz rate with the MAX121.

By transposing the equation that converts resolution to SINAD, the user can, from the measured SINAD, determine the effective resolution (effective number of bits) that the ADC provides: $N = (SIMAD - 1.76)/6.02$. Figure 30 shows the effective number of bits as a function of the input frequency for the MAX121.

Figure 23. TMS320 Simple Serial-Interface Timing Diagram

Figure 24.TMS320 Assembly Language Program to Control Conversions Using the TMS320 Simple Serial Interface

Figure 24.TMS320 Assembly Language Program to Control Conversions Using the TMS320 Simple Serial Interface (continued)

Figure 24.TMS320 Assembly Language Program to Control Conversions Using the TMS320 Simple Serial Interface (continued)

Figure 24.TMS320 Assembly Language Program to Control Conversions Using the TMS320 Simple Serial Interface (continued)

Figure 25. C Language Program to Log Data from MAX121 Conversions

Figure 25. C Language Program to Log Data from MAX121 Conversions (continued)

Figure 26. Power-Supply Grounding

Figure 27. V_{SS} Power-Supply Rejection vs. Frequency

Figure 28. VDD Power-Supply Rejection vs. Frequency

Figure 29. MAX121 FFT Plot

Figure 30. Effective Bits vs. Input Frequency Figure 31. Bipolar Transfer Function

Total Harmonic Distortion

If a pure sine wave is sampled by an ADC at greater than the Nyquist frequency, the nonlinearities in the ADC's transfer function create harmonics of the input frequency present in the sampled output data.

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all the harmonics (in the frequency band above DC and below one-half the sample rate, but not including the DC component) to the RMS amplitude of the fundamental frequency. This is expressed as follows:

$$
\text{THD} = 20 \log_{\sqrt{\frac{V_2^2 + V_3^2 + V_4^2 + V_N^2}{V_1}}}
$$

where V_1 is the fundamental RMS amplitude, and V_2 through V_N are the amplitudes of the 2nd through Nth harmonics. The THD specification in the *Electrical Characteristics* includes the 2nd through 5th harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range is the ratio of the fundamental RMS amplitude to the amplitude of the next largest spectral component (in the frequency band above DC and below one-half the sample rate). Usually the next largest spectral component occurs at some harmonic of the input frequency. However, if the ADC is exceptionally linear, it may occur only at a random peak in the ADC's noise floor.

Transfer Function

The plot in Figure 31 graphs the bipolar input/output transfer function for the MAX121. Code transitions occur halfway between successive integer LSB values. Output coding is two's-complement binary, with 1 LSB = 610 μ V (10V/16384).

Ordering Information

+*Denotes a lead(Pb)-free/RoHS-compliant package.*

**20-pin SSOP is 50% smaller than 16-pin SO.*

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Maxim Integrated](https://www.mouser.com/maxim-integrated):

 [MAX121CPE+](https://www.mouser.com/access/?pn=MAX121CPE+) [MAX121CWE+](https://www.mouser.com/access/?pn=MAX121CWE+) [MAX121CAP+](https://www.mouser.com/access/?pn=MAX121CAP+) [MAX121CAP+T](https://www.mouser.com/access/?pn=MAX121CAP+T) [MAX121CWE+T](https://www.mouser.com/access/?pn=MAX121CWE+T) [MAX121EAP+](https://www.mouser.com/access/?pn=MAX121EAP+) [MAX121EAP+T](https://www.mouser.com/access/?pn=MAX121EAP+T) [MAX121EPE+](https://www.mouser.com/access/?pn=MAX121EPE+) [MAX121EWE+](https://www.mouser.com/access/?pn=MAX121EWE+) [MAX121EWE+T](https://www.mouser.com/access/?pn=MAX121EWE+T)