# **TABLE OF CONTENTS**





#### <span id="page-0-0"></span>**REVISION HISTORY**

10/12-Revision 0: Initial Version

# <span id="page-1-0"></span>FUNCTIONAL BLOCK DIAGRAM

<span id="page-1-1"></span>

## <span id="page-2-0"></span>**SPECIFICATIONS**

PVDD = 5.0 V, IOVDD = 1.8 V,  $f_s$  = 24 kHz with I<sup>2</sup>S output, T<sub>A</sub> = 25°C, R<sub>L</sub> = 8  $\Omega$  +33 µH, unless otherwise noted. For R<sub>L</sub> = 8  $\Omega$ , use a 200 mΩ V/I sense resistor; for R<sub>L</sub> = 4 Ω, use a 100 mΩ V/I sense resistor; for R<sub>L</sub> = 3 Ω, use a 75 mΩ V/I sense resistor.





## <span id="page-3-0"></span>**DIGITAL INPUT/OUTPUT SPECIFICATIONS**

### **Table 2.**



## <span id="page-4-0"></span>ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings apply at 25°C, unless otherwise noted.

#### **Table 3.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### <span id="page-4-1"></span>**THERMAL RESISTANCE**

Junction-to-air thermal resistance  $(\theta_{IA})$  is specified for the worst-case conditions, that is, a device soldered in a printed circuit board (PCB) for surface-mount packages.

#### **Table 4. Thermal Resistance**



<sup>1</sup> The  $\theta_{IA}$  specification is measured on a JEDEC standard 4-layer PCB.

#### <span id="page-4-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-5-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





10752-106

## <span id="page-6-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $PVDD = 5.0$  V, IOVDD = 1.8 V,  $f_s = 24$  kHz with I<sup>2</sup>S output, gain = 6 dB, T<sub>A</sub> = 25°C, unless otherwise noted. For R<sub>L</sub> = 8  $\Omega$ , use a 200 m $\Omega$ V/I sense resistor; for R<sub>L</sub> = 4  $\Omega$ , use a 100 m $\Omega$  V/I sense resistor; for R<sub>L</sub> = 3  $\Omega$ , use a 75 m $\Omega$  V/I sense resistor.





Ш









*Figure 8. THD + N vs. Frequency, PVDD = 5 V, R<sub>L</sub> = 3 Ω* 

## Data Sheet SSM4321

#### **100 RL = 8Ω + 33µH** TTTTTT TTTTTT TTTTTT ┯╤╤ **10** TH) **Tilli**<br>See  $\Box$ THD + N (%) **1 THD + N (%)**  $\equiv$ ┯╤╈╈╈ TTM ┯┷ TIIII **0.1 Tilli 125mW** T TITLE **0.01** Ħ 2222<br>111111 **250mW 500mW 0.001** 10752-109 0752-109 **10 100 1k 10k 100k FREQUENCY (Hz)** *Figure 9. THD + N vs. Frequency, PVDD = 3.6 V, R<sub>L</sub> = 8 Ω*



*Figure 12. THD + N vs. Frequency, PVDD = 2.5 V, R<sub>L</sub> = 8 Ω* 





*Figure 14. THD + N vs. Frequency, PVDD = 2.5 V, R<sub>L</sub> = 3 Ω* 



*Figure 10. THD + N vs. Frequency, PVDD = 3.6 V, R<sub>1</sub> = 4*  $\Omega$ 



10752-113

0752-113

 $\Box$ 

┯┷

≣

 $\Box$ 

<u> ETIIL</u>

₩



*Figure 15. Quiescent Current vs. PVDD Supply Voltage, ADC Sense Enabled*



*Figure 16. Quiescent Current vs. PVDD Supply Voltage, ADC Sense Disabled*



*Figure 17. Maximum Output Power vs. PVDD Supply Voltage, R<sub>L</sub>* = 8 Ω



*Figure 18. Maximum Output Power vs. PVDD Supply Voltage, R*<sub>L</sub> = 4 Ω



*Figure 19. Maximum Output Power vs. PVDD Supply Voltage, R<sub>L</sub>* = 3 Ω



*Figure 20. Supply Current vs. Output Power into 8 Ω*

## Data Sheet SSM4321









*Figure 28. Output Spectrum vs. Frequency (FFT),*  $P_{OUT}$  *= 100 mW, R<sub>L</sub> = 8 Ω* 









*Figure 32. Sense ADC THD + N vs. Output Power into 4 Ω*

#### **0 RL = 3Ω + 7.5µH –10 –20 –30** ┯┷ THD + N (dBFS) **48kHz Ise THD + N (dBFS) –40** 24kHz V<sub>SENSE</sub> **–50** ł **–60** Π  $\Box$ **24kHz ISENSE –70** ITH **–80** 48kHz V<sub>SENSE</sub> **–90 –100** 10752-133 10752-133 **0.01 0.1 1 10 OUTPUT POWER (W)**

*Figure 33. Sense ADC THD + N vs. Output Power into 3 Ω*



*Figure 34. Sense ADC THD + N vs. Frequency, PVDD = 5 V, R<sub>L</sub> = 8 Ω* 





*Figure 36. Sense ADC THD + N vs. Frequency, PVDD = 5 V, R<sub>1</sub> = 3 Ω* 



*Figure 37. Output Spectrum of Sense ADC vs. Frequency (FFT),*   $P_{OUT}$  = 100 mW,  $R_L$  = 8 Ω

## <span id="page-12-0"></span>THEORY OF OPERATION **OVERVIEW**

<span id="page-12-1"></span>The [SSM4321](http://www.analog.com/SSM4321) mono Class-D audio amplifier features a filterless modulation scheme that greatly reduces the external component count, conserving board space and, thus, reducing system cost. Th[e SSM4321](http://www.analog.com/SSM4321) does not require an output filter but, instead, relies on the inherent inductance of the speaker coil and the natural filtering of the speaker and human ear to fully recover the audio component of the square wave output.

Most Class-D amplifiers use some variation of pulse-width modulation (PWM), but the  $SSM4321$  uses  $\Sigma$ - $\Delta$  modulation to determine the switching pattern of the output devices, resulting in a number of important benefits.

- Σ-Δ modulators do not produce a sharp peak with many harmonics in the AM frequency band, as pulse-width modulators often do.
- $\Sigma$ - $\Delta$  modulation reduces the amplitude of spectral components at high frequencies, thus reducing EMI emissions that might otherwise be radiated by speakers and long cable traces.
- Due to the inherent spread-spectrum nature of Σ-Δ modulation, the need for oscillator synchronization is eliminated for designs that incorporate multiple [SSM4321](http://www.analog.com/SSM4321) amplifiers.

The [SSM4321](http://www.analog.com/SSM4321) also integrates overcurrent and overtemperature protection.

### <span id="page-12-2"></span>**POWER-DOWN OPERATION**

The [SSM4321](http://www.analog.com/SSM4321) contains a clock loss detect circuit that works with the BCLK input clock. When no BCLK is present, the part automatically powers down all internal circuitry to its lowest power state. When a BCLK is returned, the part automatically powers up.

If BCLK is active but FSYNC or LRCLK is not present, the amplifier continues to operate, but the ADC, sense blocks, and digital processing are shut down, reducing quiescent current when the output sense data is not needed. The ADC shutdown feature is not available in PDM operating mode.

#### <span id="page-12-3"></span>**GAIN SELECTION**

The gain of th[e SSM4321](http://www.analog.com/SSM4321) can be set from 0 dB to 12 dB in 3 dB steps using the GAIN pin and one (optional) external resistor. The external resistor is used to select the 9 dB or 12 dB gain setting (se[e Table 6\)](#page-12-6).

<span id="page-12-6"></span>



### <span id="page-12-4"></span>**POP-AND-CLICK SUPPRESSION**

Voltage transients at the output of audio amplifiers can occur when shutdown is activated or deactivated. Voltage transients as low as 10 mV can be heard as an audible pop in the speaker. Pops and clicks can also be classified as undesirable audible transients generated by the amplifier system and, therefore, as not coming from the system input signal.

The [SSM4321](http://www.analog.com/SSM4321) has a pop-and-click suppression architecture that reduces these output transients, resulting in noiseless activation and deactivation.

### <span id="page-12-5"></span>**OUTPUT MODULATION DESCRIPTION**

The [SSM4321](http://www.analog.com/SSM4321) uses three-level, Σ-Δ output modulation. Each output can swing from GND to PVDD and vice versa. Ideally, when no input signal is present, the output differential voltage is 0 V because there is no need to generate a pulse. In a real-world situation, noise sources are always present.

Due to the constant presence of noise, a differential pulse is generated, when required, in response to this stimulus. A small amount of current flows into the inductive load when the differential pulse is generated.

Most of the time, however, the output differential voltage is 0 V, due to the Analog Devices, Inc., three-level, Σ-Δ output modulation. This feature ensures that the current flowing through the inductive load is small.

When the user wants to send an input signal, an output pulse (OUT+ and OUT−) is generated to follow the input voltage. The differential pulse density ( $V<sub>OUT</sub>$ ) is increased by raising the input signal level[. Figure 38](#page-12-7) depicts three-level, Σ-Δ output modulation with and without input stimulus.

<span id="page-12-7"></span>

### <span id="page-13-0"></span>**EMI NOISE**

Th[e SSM4321](http://www.analog.com/SSM4321) uses a proprietary modulation and spread-spectrum technology to minimize EMI emissions from the device. For applications that have difficulty passing FCC Class B emission tests or experience antenna and RF sensitivity problems, the ultralow EMI architecture of th[e SSM4321](http://www.analog.com/SSM4321) significantly reduces the radiated emissions at the Class-D outputs, particularly above 100 MHz.

EMI emission tests on th[e SSM4321](http://www.analog.com/SSM4321) were performed in an FCCcertified EMI laboratory with a 1 kHz input signal, producing 0.5 W of output power into an 8  $\Omega$  load from a 5.0 V supply. The [SSM4321](http://www.analog.com/SSM4321) passed FCC Class B limits with 50 cm of unshielded twisted pair speaker cable. Note that reducing the power supply voltage greatly reduces radiated emissions.

#### <span id="page-13-1"></span>**OUTPUT CURRENT SENSING**

The [SSM4321](http://www.analog.com/SSM4321) uses an external sense resistor to determine the output current flowing to the load. As shown i[n Figure 1,](#page-1-1) one end of the sense resistor is tied to one amplifier output pin (OUT+); the other end of the sense resistor is tied to the load, which is also connected to one sense input pin (SENSE−).

The voltage across the sense resistor is proportional to the load current and is sent to an analog-to-digital converter (ADC) running nominally at 128 f<sub>s</sub>. The output of this ADC is downsampled using digital filtering. The downsampled signal is output at a rate of 8 kHz to 48 kHz on Slot 1 of the TDM bus. The 16-bit data is in signed fractional format.

The current sense output is scaled so that an output current of 0.75 A (6 V/8  $\Omega$ ) with a 200 m $\Omega$  sense resistor results in full-scale output from the ADC. [Table 7](#page-13-4) lists the optimal sense resistor values for commonly used output loads.

<span id="page-13-4"></span>



#### <span id="page-13-2"></span>**OUTPUT VOLTAGE SENSING**

The output voltage level is monitored and sent to an ADC running nominally at 128  $f_s$ . The output of this ADC is downsampled using digital filtering. The downsampled signal is output at a rate of 8 kHz to 48 kHz on Slot 2 of the TDM bus. The 16-bit data is in signed fractional format.

#### <span id="page-13-3"></span>**PVDD SENSING**

The [SSM4321](http://www.analog.com/SSM4321) contains an 8-bit ADC that measures the voltage of the PVDD supply in real time. The output of the ADC is in 8-bit unsigned format and is presented on the 8 MSBs of Slot 3 on the TDM bus. The eight LSBs are driven low.

## <span id="page-14-0"></span>SERIAL DATA INPUT/OUTPUT

The [SSM4321](http://www.analog.com/SSM4321) includes circuitry to sense output current, output voltage, and the PVDD supply voltage. The output current, output voltage, and PVDD voltage are sent to ADCs. The output of these ADCs is available on the TDM or I<sup>2</sup> S output serial port. A direct PDM bit stream of voltage and current data (or current and PVDD data) can also be selected.

### <span id="page-14-1"></span>**TDM OPERATING MODE**

The digitized output current, output voltage, and PVDD sense signals can be output on a TDM serial port. This serial port is always a slave and requires a bit clock (BCLK) and a frame synchronization signal (FSYNC) to operate. The output data is driven on the SDATAO/PDM\_DATA pin at the IOVDD voltage. (See th[e Timing Diagrams, TDM Mode](#page-16-0) section.)

The FSYNC signal operates at the desired sample rate. A rising edge of the FSYNC signal indicates the start of a new frame. For proper operation, this signal should be one BCLK cycle wide, transitioning on a falling BCLK edge. The MSB of the Slot 1 data is output on the SDATAO/PDM\_DATA pin one BCLK cycle later. The SDATAO signal should be latched on a rising edge of BCLK. Each slot is 64 BCLK cycles wide.

The [SSM4321](http://www.analog.com/SSM4321) can drive only four slots on its output, but it can work with 8 slots, 12 slots, or 16 slots. In this way, up to four [SSM4321](http://www.analog.com/SSM4321) devices can use the same TDM bus. At startup, the number of slots used is recognized automatically by the number of BCLK cycles between FSYNC pulses. Internal clocking is automatically generated from BCLK based on the determined BCLK rate.

The set of four TDM slots to be driven is determined by the configuration of the SLOT pin on th[e SSM4321](http://www.analog.com/SSM4321) (see [Table 8\)](#page-14-3). The value of the SLOT pin must be stable at startup.

#### <span id="page-14-3"></span>**Table 8. TDM Slot Selection**



The [SSM4321](http://www.analog.com/SSM4321) sets the SDATAO/PDM\_DATA pin to a high impedance state when a slot is present that is not being driven. Connect a pull-down resistor to the SDATAO/PDM\_DATA pin so that it is always in a known state.

With a single [SSM4321](http://www.analog.com/SSM4321) operating with four slots, Slot 1 is for the output current, Slot 2 is for the output voltage, Slot 3 is for the PVDD supply, and Slot 4 is not driven. With more than four slots, this pattern is repeated. [Table 9](#page-14-4) shows an example with three [SSM4321](http://www.analog.com/SSM4321) devices and 12 TDM slots.

<span id="page-14-4"></span>



#### <span id="page-14-2"></span>**I 2 S AND LEFT JUSTIFIED OPERATING MODE**

An I<sup>2</sup>S or left justified output interface can be selected by reversing the pin connections for BCLK and FSYNC; that is, the I<sup>2</sup>S LRCLK is connected to Ball D3 (BCLK\_TDM/PDM\_CLK/LRCLK\_I2S), and the I 2 S BCLK is connected to Ball D2 (FSYNC\_TDM/ BCLK\_I2S).

The I 2 S interface requires 64 BCLK cycles per LRCLK cycle. The voltage information is sent when LRCLK is low, and the current information is sent when LRCLK is high. (See the [Timing](#page-16-1)  Diagrams, I 2 [S and Left Justified Modes](#page-16-1) section.)

The SLOT pin configures the  $I^2S$  or left justified output as follows (see [Table 10\)](#page-14-5).

- Selection of I<sup>2</sup>S or left justified mode.
- Output of PVDD sense information. When PVDD data is output, eight bits are appended to the 16-bit voltage sense data to create a 24-bit output. The 16 MSBs represent the voltage data; the eight LSBs represent the PVDD data.
- Sample rate range. The sample rate ranges from 16 kHz to 48 kHz. A range of 32 kHz to 48 kHz is also allowed in low power I 2 S mode.

<span id="page-14-5"></span>



### <span id="page-15-0"></span>**MULTICHIP I2 S OPERATING MODE**

A special multichip I<sup>2</sup>S mode is enabled when the part is wired for TDM mode (BCLK and FSYNC not reversed) but the FSYNC signal has a 50% duty cycle. If the FSYNC signal consists of oneclock-cycle pulses, TDM operating mode is active instead.

The multichip I<sup>2</sup>S interface allows multiple chips to drive a single I<sup>2</sup>S bus. Each chip takes control of the bus every two or four frames (depending on the number of chips placed on the bus), allowing a maximum of four chips on the bus. The SLOT pin assignments determine the order of control. (See the [Timing Diagrams,](#page-17-0)  [Multichip I](#page-17-0)<sup>2</sup>S Mode section.)

Each frame also contains a 1-bit ID code, which is appended to the current data in the frame. This code indicates the chip that sent the data for that frame. [Table 11](#page-15-2) provides the mapping of SLOT pin assignments to ID code.

#### <span id="page-15-2"></span>**Table 11. Multichip I<sup>2</sup> S Slot Selection**



The part is automatically configured for two-chip or four-chip operation, depending on the number of chips detected on the bus. The part starts up in four-chip operation, but after it detects that Slot 3 and Slot 4 are unused, the part switches to two-chip operation. For two-chip operation, the first and second slots must be used. If there are three chips on the bus, Slot 1 must be used along with any two other slots.

[Table 12](#page-15-3) lists the FSYNC and BCLK rates that are supported in multichip I 2 S mode.

<span id="page-15-3"></span>



#### <span id="page-15-1"></span>**PDM OUTPUT MODE**

By connecting the SLOT pin to GND through a 47 k $\Omega$  resistor, the 1-bit PDM data from the ADCs can be output directly. In PDM mode, a 1 MHz to 6.144 MHz clock must be provided on Ball D3 (BCLK\_TDM/PDM\_CLK/LRCLK\_I2S). PDM data is sent on both edges of the clock and is output on Ball D1 (SDATAO/ PDM\_DATA). (See th[e Timing Diagrams, PDM Mode](#page-18-0) section.)

In PDM mode, Ball D2 (FSYNC\_TDM/BCLK\_I2S) is used to select the information that is output on the two possible channels (se[e Table 13\)](#page-15-4).

#### <span id="page-15-4"></span>**Table 13. FSYNC\_TDM Pin Settings for PDM Mode**



### <span id="page-16-0"></span>**TIMING DIAGRAMS, TDM MODE**

#### **TDM Mode, One Device**





#### **TDM Mode, Two Devices**



#### **TDM Mode, Three Devices**

IC 1: SLOT pin is tied to IOVDD; IC 2: SLOT pin is open; IC 3: SLOT pin is tied to GND.



Figure 41. TDM Mode, Three Devices

## <span id="page-16-1"></span>**TIMING DIAGRAMS, I2 S AND LEFT JUSTIFIED MODES**

#### I<sup>2</sup>**S** and Left Justified Modes with Voltage, Current, and PVDD Output, 64  $\times$  f<sub>s</sub>

I 2 S output mode: SLOT pin is tied to GND.

Left justified output mode: SLOT pin is tied to IOVDD through a 47 kΩ resistor.





10752-023

### I<sup>2</sup>**S** and Left Justified Modes with Voltage and Current Output Only, 64  $\times$  f<sub>s</sub>

I<sup>2</sup>S output mode: SLOT pin is tied to IOVDD (or tied to GND through a 47 kΩ resistor for low power operation at 64 × fs). Left justified output mode: SLOT pin is open.



#### I<sup>2</sup>**S** Low Power Mode with Voltage and Current Output Only, 32  $\times$  f<sub>s</sub>

SLOT pin is tied to GND through a 47 kΩ resistor for low power operation at 32  $\times$  fs.



Figure 44. I<sup>2</sup>S Low Power Mode with Voltage and Current Output Only, 32  $\times$  f<sub>s</sub>

#### <span id="page-17-0"></span>**TIMING DIAGRAMS, MULTICHIP I2 S MODE**

#### **Multichip I2 S Mode with Two Devices on the Bus**

IC 1: SLOT pin is tied to IOVDD; IC 2: SLOT pin is open.



Figure 45. Multichip  $l^2$ S Mode with Two Devices on the Bus

#### **Multichip I2 S Mode with Three or Four Devices on the Bus**

IC 1: SLOT pin is tied to IOVDD; IC 2: SLOT pin is open; IC 3: SLOT pin is tied to GND; IC 4: SLOT pin is tied to IOVDD through a 47 kΩ resistor.



Figure 46. Multichip I<sup>2</sup>S Mode with Three or Four Devices on the Bus

#### <span id="page-18-0"></span>**TIMING DIAGRAMS, PDM MODE**

### **PDM Mode with Current and Voltage Output**



Figure 48. PDM Mode with Current and PVDD Output

## <span id="page-19-0"></span>APPLICATIONS INFORMATION **LAYOUT**

<span id="page-19-1"></span>As output power increases, care must be taken to lay out PCB traces and wires properly between the amplifier, load, and power supply. A good practice is to use short, wide PCB tracks to decrease voltage drops and minimize inductance. Ensure that track widths are at least 200 mil for every inch of track length for lowest DCR, and use 1 oz or 2 oz copper PCB traces to further reduce IR drops and inductance. A poor layout increases voltage drops, consequently affecting efficiency. Use large traces for the power supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance.

Proper grounding helps to improve audio performance, minimize crosstalk between channels, and prevent switching noise from coupling into the audio signal. To maintain high output swing and high peak output power, the PCB traces that connect the output pins to the load, as well as the PCB traces to the supply pins, should be as wide as possible to maintain the minimum trace resistances. It is also recommended that a large ground plane be used for minimum impedances.

In addition, good PCB layout isolates critical analog paths from sources of high interference. Separate high frequency circuits (analog and digital) from low frequency circuits.

Properly designed multilayer PCBs can reduce EMI emissions and increase immunity to the RF field by a factor of 10 or more compared with double-sided boards. A multilayer board allows a complete layer to be used for the ground plane, whereas the ground plane side of a double-sided board is often disrupted by signal crossover.

If the system has separate analog and digital ground and power planes, the analog ground plane should be directly beneath the analog power plane, and, similarly, the digital ground plane should be directly beneath the digital power plane. There should be no overlap between the analog and digital ground planes or between the analog and digital power planes.

### <span id="page-19-2"></span>**INPUT CAPACITOR SELECTION**

The [SSM4321](http://www.analog.com/SSM4321) does not require input coupling capacitors if the input signal is biased from 1.0 V to PVDD − 1.0 V. Input capacitors are required if the input signal is not biased within this recommended input dc common-mode voltage range, if high-pass filtering is needed, or if a single-ended source is used. If high-pass filtering is needed at the input, the input capacitor  $(C<sub>IN</sub>)$  and the input impedance of th[e SSM4321](http://www.analog.com/SSM4321) (80 kΩ) form a high-pass filter with a corner frequency determined by the following equation:

 $f_C = 1/(2\pi \times 80 \text{ k}\Omega \times C_N)$ 

The input capacitor value and the dielectric material can significantly affect the performance of the circuit. Not using input capacitors degrades both the output offset voltage of the amplifier and the dc PSRR performance.

### <span id="page-19-3"></span>**POWER SUPPLY DECOUPLING**

To ensure high efficiency, low total harmonic distortion (THD), and high PSRR, proper power supply decoupling is necessary. Noise transients on the power supply lines are short-duration voltage spikes. These spikes can contain frequency components that extend into the hundreds of megahertz. The power supply input must be decoupled with a good quality, low ESL, low ESR capacitor, with a minimum value of 4.7 µF. This capacitor bypasses low frequency noises to the ground plane. For high frequency transient noises, use a 0.1 µF capacitor as close as possible to the PVDD pin of the device. Placing the decoupling capacitors as close as possible to th[e SSM4321](http://www.analog.com/SSM4321) helps to maintain efficient performance.

## <span id="page-20-0"></span>OUTLINE DIMENSIONS



#### <span id="page-20-1"></span>**ORDERING GUIDE**



<sup>1</sup> Z = RoHS Compliant Part.<br><sup>2</sup> This package option is halide free.

# **NOTES**

## **NOTES**

**©2012 [Analog Devices, Inc.](http://www.analog.com) All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10752-0-10/12(0)**



www.analog.com

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/Analog-Devices): [EVAL-SSM4321Z](https://www.mouser.com/access/?pn=EVAL-SSM4321Z) [SSM4321ACBZ-R7](https://www.mouser.com/access/?pn=SSM4321ACBZ-R7) [SSM4321ACBZ-RL](https://www.mouser.com/access/?pn=SSM4321ACBZ-RL)