### **ABSOLUTE MAXIMUM RATINGS**

Voltage (with respect to GND)	
V+	0.3V to +4V
SCL, SDA, AD0, BLINK, RST	0.3V to +6V
00–016	0.3V to +8V
DC Current on O0 to O16	55mA
DC Current on SDA	10mA
Maximum GND Current	350mA

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
24-Pin QSOP (derate 9.5mW/°C over +70°C)	761mW
24-Pin QFN (derate 20.8mW/°C over +70°C)	.1666mW
Operating Temperature Range40°C to	5 +125°C
Junction Temperature	+150°C
Storage Temperature Range65°C to	5 +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(Typical Operating Circuit, V+=2V to 3.6V,  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+=3.3V,  $T_A=+25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS	
Operating Supply Voltage	V+			2.0		3.6	V	
Output Load External Supply Voltage	V <sub>EXT</sub>			0		7	V	
Cton dlay Cyurrant		SCL and SDA at V+; other	T <sub>A</sub> = +25°C		1.2	2.3		
Standby Current (Interface Idle, PWM Disabled)	l <sub>+</sub>	digital inputs at V+ or GND;	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			2.6	μΑ	
(Interface fale, 1 www bloablea)		PWM intensity control disabled	$T_A = T_{MIN}$ to $T_{MAX}$			3.3	]	
Company Commany		SCL and SDA at V+; other	T <sub>A</sub> = +25°C		8.5	15.1		
Supply Current (Interface Idle, PWM Enabled)	I <sub>+</sub>	DVA/A411 1 1 1 1 1 1 1 1 1 1 1	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			16.5	μΑ	
(interface rate, i wiw Enabled)			$T_A = T_{MIN}$ to $T_{MAX}$			17.2		
Supply Current (Interface Running, PWM Disabled)		f <sub>SCL</sub> = 400kHz; other digital	$T_A = +25^{\circ}C$		50	95.3	μΑ	
	I <sub>+</sub>	inputs at V+ or GND; PWM intensity control enabled	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			99.2		
			$T_A = T_{MIN}$ to $T_{MAX}$			102.4		
Supply Current		f <sub>SCL</sub> = 400kHz; other digital	$T_A = +25^{\circ}C$		57	110.2		
(Interface Running, PWM	I <sub>+</sub>	inputs at V+ or GND; PWM intensity control enabled	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			117.4	μΑ	
Enabled)			$T_A = T_{MIN}$ to $T_{MAX}$			122.1		
Input High Voltage SDA, SCL, AD0, BLINK, RST	VIH			0.7 x V+			V	
Input Low Voltage SDA, SCL, AD0, BLINK, RST	VIL					0.3 x V+	V	
Input Leakage Current SDA, SCL, AD0, BLINK, RST	I <sub>IH</sub> , I <sub>IL</sub>	0 ≤ input voltage ≤ 5.5V		-0.2		+0.2	μА	
Input Capacitance SDA, SCL, AD0, BLINK, RST					8		рF	

## **ELECTRICAL CHARACTERISTICS (continued)**

(Typical Operating Circuit, V+=2V to 3.6V,  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+=3.3V,  $T_A=+25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	TYP	MAX	UNITS
			$T_A = +25^{\circ}C$		0.15	0.26	
Output Low Voltage		$V+ = 2V$ , $I_{SINK} = 20mA$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.3	V
			$T_A = T_{MIN}$ to $T_{MAX}$			0.32	
			$T_A = +25^{\circ}C$		0.13	0.23	
	V <sub>OL</sub>	$V+ = 2.5V$ , $I_{SINK} = 20mA$	$T_A = -40$ °C to $+85$ °C			0.26	V
			$T_A = T_{MIN}$ to $T_{MAX}$			0.28	
			$T_A = +25^{\circ}C$		0.12	0.23	
		$V+ = 3.3V$ , $I_{SINK} = 20mA$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.24	V
			$T_A = T_{MIN}$ to $T_{MAX}$			0.26	
Output Low-Voltage SDA	Volsda	I <sub>SINK</sub> = 6mA	`			0.4	V
PWM Clock Frequency	fpwm				32		kHz

### **TIMING CHARACTERISTICS**

(Typical Operating Circuit, V+=2V to 3.6V,  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+=3.3V,  $T_A=+25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Clock Frequency	fSCL				400	kHz
Bus Free Time Between a STOP and a START Condition	tBUF		1.3			μs
Hold Time, Repeated START Condition	thd, sta		0.6			μs
Repeated START Condition Setup Time	tsu, sta		0.6			μs
STOP Condition Setup Time	tsu, sto		0.6			μs
Data Hold Time	thd, dat	(Note 2)			0.9	μs
Data Setup Time	tsu, dat		180			ns
SCL Clock Low Period	tLOW		1.3			μs
SCL Clock High Period	thigh		0.7			μs
Rise Time of Both SDA and SCL Signals, Receiving	t <sub>R</sub>	(Notes 3, 4)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	tF	(Notes 3, 4)		20 + 0.1C <sub>b</sub>	300	ns
Fall Time of SDA Transmitting	t <sub>F.TX</sub>	(Notes 3, 5)		20 + 0.1C <sub>b</sub>	250	ns
Pulse Width of Spike Suppressed	tsp	(Note 6)		50	•	ns

### **TIMING CHARACTERISTICS (continued)**


(Typical Operating Circuit, V+=2V to 3.6V,  $T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at V+=3.3V,  $T_A=+25^{\circ}C$ .) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Capacitive Load for Each Bus Line	Cb	(Note 3)			400	pF
RST Pulse Width	tw		1			ns
Output Data Valid	t <sub>DV</sub>	Figure 10			5	ns


- Note 1: All parameters tested at T<sub>A</sub> = +25°C. Specifications over temperature are guaranteed by design.
- Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V<sub>IL</sub> of the SCL signal) to bridge the undefined region of SCL's falling edge.
- Note 3: Guaranteed by design.
- Note 4: C<sub>b</sub> = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>F</sub> measured between 0.3 x V<sub>DD</sub> and 0.7 x V<sub>DD</sub>.
- Note 5: I<sub>SINK</sub> ≤ 6mA. C<sub>b</sub> = total capacitance of one bus line in pF. t<sub>R</sub> and t<sub>F</sub> measured between 0.3 x V<sub>DD</sub> and 0.7 x V<sub>DD</sub>.
- Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

### **Typical Operating Characteristics**












## PORT OUTPUT LOW VOLTAGE WITH 50mA LOAD CURRENT vs. TEMPERATURE







**PORT OUTPUT LOW VOLTAGE WITH 20mA** 



## **Typical Operating Characteristics (continued)**

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 





### **Pin Description**

P	IN	NAME	FUNCTION				
QSOP	QFN	INAIVIE	FUNCTION				
1, 4–11, 13–20	1–8, 10–17, 22	00-016	Output Ports. Open-drain outputs rated at 7V, 50mA.				
2	23	RST	Reset Input. Active low clears the 2-wire interface and puts the device in the same condition as power-up reset.				
3	24	AD0	Address Input. Sets device slave address. Connect to either GND, V+, SCL, or SDA to give 4 logic combinations. See Table 1.				
12	9	GND	Ground. Do not sink more than 350mA into the GND pin.				
21	18	BLINK	Input Port. Configurable as blink control or general-purpose input.				
22	19	SCL	I <sup>2</sup> C-Compatible Serial Clock Input				
23	20	SDA	I <sup>2</sup> C-Compatible Serial Data I/O				
24	21	V+	Positive Supply Voltage. Bypass V+ to GND with a 0.047µF ceramic capacitor.				
_	Pad	Exposed Pad	Exposed pad on package underside. Connect to GND.				

### **Functional Overview**

The MAX6964 is a general-purpose output (GPO) peripheral that provides 17 output ports, O0–O16, controlled through an I<sup>2</sup>C-compatible serial interface. All outputs sink loads up to 50mA connected to external supplies up to 7V, independent of the MAX6964's supply voltage. The MAX6964 is rated for a ground current of 350mA, allowing all 17 outputs to sink 20mA at the same time. Figure 1 shows the output structure of the MAX6964. The outputs default to logic high (high impedance unless external pullup resistors are used) on power-up.

### **Output Control and LED Blinking**

The two blink phase 0 registers set the output logic levels of the 16 outputs O0–O15 (Table 6). These registers control the port outputs if the blink function is disabled. A duplicate pair of registers, the blink phase 1 registers, are also used if the blink function is enabled (Table 7). In blink mode, the outputs can be flipped between using the blink phase 0 registers, and the blink phase 1 registers using hardware control (the




Figure 1. Simplified Schematic of I/O Ports

BLINK input) and/or software control (the blink flip flag in the configuration register) (Table 4).

The 17th output, O16, is controlled through 2 bits in the configuration register, which provide the same static or blink control as the other 16 outputs (Table 4).

The logic level of the BLINK input may be read back through the blink status bit in the configuration register (Table 4). The BLINK input, therefore, may be used as a general-purpose logic input (GPI port) if the blink function is not required.

### **PWM Intensity Control**

The MAX6964 includes an internal oscillator, nominally 32kHz, to generate PWM timing for LED intensity control. PWM intensity control can be enabled on an output-by-output basis, allowing the MAX6964 to provide any mix of PWM LED drives and glitch-free logic outputs (Table 8). PWM can be disabled entirely, in which case all outputs are static and the MAX6964 operating current is lowest because the internal oscillator is turned off.

PWM intensity control uses a 4-bit master control and 4 bits of individual control per output (Tables 11 and 12). The 4-bit master control provides 16 levels of overall intensity control, which applies to all PWM-enabled outputs. The master control sets the maximum pulse width from 1/15 to 15/15 of the PWM time period. The individual settings comprise a 4-bit number, further reducing the duty cycle to be from 1/16 to 15/16 of the time window set by the master control.

For applications requiring the same PWM setting for all output ports, a single global PWM control can be used instead of all the individual controls to simplify the control software and provide 240 steps of intensity control (Tables 8 and 11).




Figure 2. 2-Wire Serial Interface Timing Details

### **User RAM**

The MAX6964 includes 2 register bytes, which are available as general-user RAM (Table 2). These bytes are reset to the value 0xFF on power-up and when the RST input is taken low (Table 3).

### Standby Mode

When the serial interface is idle and the PWM intensity control is unused, the MAX6964 automatically enters standby mode. If the PWM intensity control is used, the operating current is slightly higher because the internal PWM oscillator is running. When the serial interface is active, the operating current also increases because the MAX6964, like all I<sup>2</sup>C slaves, has to monitor every transmission.




Figure 3. Start and Stop Conditions




Figure 4. Bit Transfer




Figure 5. Acknowledge

### Serial Interface

### **Serial Addressing**

The MAX6964 operates as a slave that sends and receives data through an I<sup>2</sup>C-compatible 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX6964 and generates the SCL clock that synchronizes the data transfer (Figure 2).

The MAX6964 SDA line operates as both an input and an open-drain output. A pullup resistor, typically  $4.7k\Omega$ , is required on SDA. The MAX6964 SCL line operates only as an input. A pullup resistor, typically  $4.7k\Omega$ , is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START condition (Figure 3) sent by a master, followed by the MAX6964 7-bit slave address plus R/W bit, a register address byte, 1 or more data bytes, and finally a STOP condition (Figure 3).

#### Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 3).

#### Bit Transfer

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 4).

### Acknowledge

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 5). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse so the SDA line is stable low




Figure 6. Slave Address

Table 1. MAX6964 Address Map

PIN AD0		DEVICE ADDRESS												
PIN ADU	A6	A5	A4	А3	A2	A1	A0							
SCL	1	1	0	0	0	0	0							
SDA	1	1	0	0	1	0	0							
GND	0	1	0	0	0	0	0							
V+	0	1	0	0	1	0	0							

Table 2. Register Address Map

REGISTER	ADDRESS CODE (hex)	AUTOINCREMENT ADDRESS
Blink phase 0 outputs 07-00	0x02	0x03
Blink phase 0 outputs O15-O8	0x03	0x02
User RAM0	0x06	0x07
User RAM1	0x07	0x06
Blink phase 1 outputs O7-O0	0x0A	0x0B
Blink phase 1 outputs O15-O8	0x0B	0x0A
Master and global/O16 intensity	0x0E	_
Configuration	0x0F	_
Outputs intensity O1, O0	0x10	0x11
Outputs intensity O3, O2	0x11	0x12
Outputs intensity O5, O4	0x12	0x13
Outputs intensity O7, O6	0x13	0x14
Outputs intensity O9, O8	0x14	0x15
Outputs intensity O11, O10	0x15	0x16
Outputs intensity O13, O12	0x16	0x17
Outputs intensity O15, O14	0x17	0x10

during the high period of the clock pulse. When the master is transmitting to the MAX6964, the device generates the acknowledge bit because the MAX6964 is the recipient. When the MAX6964 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

#### Slave Address

The MAX6964 has a 7-bit long slave address (Figure 6). The eighth bit following the 7-bit slave address is the  $R/\overline{W}$  bit. The  $R/\overline{W}$  bit is low for a write command, high for a read command.

The second (A5), third (A4), fourth (A3), sixth (A1), and last (A0) bits of the MAX6964 slave address are always 1, 0, 0, 0, and 0. Slave address bits A6 and A2 are selected by the address input AD0. AD0 can be connected to GND, V+, SDA, or SCL. The MAX6964 has

four possible slave addresses (Table 1), and therefore a maximum of four MAX6964 devices can be controlled independently from the same interface.

### Message Format for Writing the MAX6964

A write to the MAX6964 comprises the transmission of the MAX6964's slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which register of the MAX6964 is to be written to by the next byte, if received (Table 2). If a STOP condition is detected after the command byte is received, then the MAX6964 takes no further action beyond storing the command byte.

Any bytes received after the command byte are data bytes. The first data byte goes into the internal register of the MAX6964 selected by the command byte (Figure 8).




Figure 7. Command Byte Received




Figure 8. Command and Single Data Byte Received




Figure 9. n Data Bytes Received




Figure 10. Write Timing Diagram

If multiple data bytes are transmitted before a STOP condition is detected, these bytes are generally stored in subsequent MAX6964 internal registers because the command byte address autoincrements (Table 2). A diagram of a write to the output ports registers (blink phase 0 registers or blink phase 1 registers) is given in Figure 10.

### Message Format for Reading

The MAX6964 is read using the MAX6964's internally stored command byte as an address pointer the same way the stored command byte is used as an address pointer for a write. The pointer autoincrements after each data byte is read using the same rules as for a write (Table 2). Thus, a read is initiated by first configur-

ing the MAX6964's command byte by performing a write (Figure 7). The master can now read n consecutive bytes from the MAX6964 with the first data byte being read from the register addressed by the initialized command byte. When performing read-after-write verification, remember to reset the command byte's address because the stored command byte address has been autoincremented after the write (Table 2).

### **Operation with Multiple Masters**

If the MAX6964 is operated on a 2-wire interface with multiple masters, a master reading the MAX6964 should use a repeated start between the write, which sets the MAX6964's address pointer, and the read(s) that takes the data from the location(s) (Table 2). This is because it is possible for master 2 to take over the bus after master 1 has set up the MAX6964's address pointer but before master 1 has read the data. If master 2 subsequently changes the MAX6964's address pointer, then master 1's delayed read can be from an unexpected location.

### **Command Address Autoincrementing**

The command address stored in the MAX6964 circulates around grouped register functions after each data byte is written or read (Table 2).

#### **Device Reset**

The reset input RST is an active-low input. When taken low, RST clears any transaction to or from the MAX6964 on the serial interface and configures the internal registers to the same state as a power-up reset (Table 3). The MAX6964 then waits for a START condition on the serial interface.

## Detailed Description

### **Initial Power-Up**

On power-up, and whenever the  $\overline{\text{RST}}$  input is pulled low, all control registers are reset and the MAX6964 enters standby mode (Table 3). Power-up status makes all outputs logic high (high impedance if external pullup resistors are not fitted) and disables both the PWM oscillator and blink functionality. The  $\overline{\text{RST}}$  input can be used as a hardware shutdown input, which effectively turns off any LED (or other) loads and puts the device into its lowest power condition.

### **Configuration Register**

The configuration register is used to configure the PWM intensity mode and blink behavior, operate the O16 output, and read back the BLINK input logic level (Table 4).

#### **Blink Mode**

In blink mode, the outputs can be flipped between using either the blink phase 0 registers or the blink phase 1 registers. Flip control is both hardware (the

BLINK input) and software control (the blink flip flag B in the configuration register) (Table 4).

The blink function can be used for LED effects by programming different display patterns in the two sets of output port registers, and using the software or hardware controls to flip between the patterns.

If the blink phase 1 registers are written with 0xFF, then the BLINK input can be used as a hardware disable to, for example, instantly turn off an LED pattern programmed into the blink phase 0 registers. This technique can be further extended by driving the BLINK input with a PWM signal to modulate the LED current to provide fading effects.

The blink mode is enabled by setting the blink enable flag E in the configuration register (Table 4). When blink mode is enabled, the state of the blink flip flag and BLINK input are EXORed to set the phase, and the outputs are set by either the blink phase 0 registers or the blink phase 1 registers (Figure 11, Table 5).

The blink mode is disabled by clearing the blink enable flag E in the configuration register (Table 4). When blink mode is disabled, the state of the blink flip flag is ignored, and the blink phase 0 registers alone control the outputs.

The logic status of BLINK is made available as the readonly blink status flag blink in the configuration register (Table 4). This flag allows BLINK to be used as an extra general-purpose input (GPI) in applications not using the blink function. When BLINK is going to be used as a GPI, blink mode should be disabled by clearing the blink enable flag E in the configuration register (Table 4).

### **Blink Phase Registers**

When the blink function is disabled, the two blink phase 0 registers set the logic levels of the 16 outputs (O0 through O15) (Table 6). A duplicate pair of registers called the blink phase 1 registers are also used if the blink function is enabled (Table 7). A logic high sets the appropriate output high impedance, while a logic low makes the port go low.

Reading a blink phase register reads the value stored in the register, not the actual port condition. The port output itself may or may not be at a valid logic level, depending on the external load connected.

The 17th output, O16, is controlled through 2 bits in the configuration register, which provide the same static or blink control as the other 16 output ports.

**Table 3. Power-Up Configuration** 

REGISTER FUNCTION	POWER-UP CONDITION	ADDRESS CODE	REGISTER DATA								
		(hex)	D7	D6	D5	D4	D3	D2	D1	D0	
Blink phase 0 outputs O7-O0	High-impedance outputs	0x02	1	1	1	1	1	1	1	1	
Blink phase 0 outputs O15-O8	High-impedance outputs	0x03	1	1	1	1	1	1	1	1	
User RAM0	0xFF	0x06	1	1	1	1	1	1	1	1	
User RAM1	0xFF	0x07	1	1	1	1	1	1	1	1	
Blink phase 1 outputs O7-O0	High-impedance outputs	0x0A	1	1	1	1	1	1	1	1	
Blink phase 1 outputs O15-O8	High-impedance outputs	0x0B	1	1	1	1	1	1	1	1	
Master and global/016 intensity	PWM oscillator is disabled; O16 is static logic output	0x0E	0	0	0	0	1	1	1	1	
Configuration	O16 is high-impedance output; blink is disabled; global intensity is enabled	0x0F	0	0	1	1	0	1	0	0	
Outputs intensity O1, O0	O1, O0 are static logic outputs	0x10	1	1	1	1	1	1	1	1	
Outputs intensity O3, O2	O3, O2 are static logic outputs	0x11	1	1	1	1	1	1	1	1	
Outputs intensity O5, O4	O5, O4 are static logic outputs	0x12	1	1	1	1	1	1	1	1	
Outputs intensity O7, O6	O7, O6 are static logic outputs	0x13	1	1	1	1	1	1	1	1	
Outputs intensity O9, O8	O9, O8 are static logic outputs	0x14	1	1	1	1	1	1	1	1	
Outputs intensity O11, O10	O11, O10 are static logic outputs	0x15	1	1	1	1	1	1	1	1	
Outputs intensity O13, O12	O13, O12 are static logic outputs	0x16	1	1	1	1	1	1	1	1	
Outputs intensity O15, O14	O15, O14 are static logic outputs	0x17	1	1	1	1	1	1	1	1	

**Table 4. Configuration Register** 

REGISTER		ADDRESS CODE				REGISTI	ER DATA	1		
		(hex)	D7	D6	D5	D4	D3	D2	D1	D0
CONFIGURATION	R/W		0	BLINK STATUS	OUTPUT	016	0	GLOBAL	BLINK FLIP	BLINK ENABLE
Write device configuration	0	0x0F	Χ	BLINK	К 01	00	Х	G	В	Е
Read back device configuration	1		0	DLINK		00	0	l G	В	
Disable blink	_		Х	Х	Χ	Х	Х	Х	Χ	0
Enable blink	_		Х	Χ	Χ	Х	Х	Χ	Χ	1
Flip bliply register (age tout)	_		Х	Χ	Х	Х	Х	Х	0	1
Flip blink register (see text)	_		Х	Χ	Χ	Х	Х	Χ	1	1

X = Don't care.



**Table 4. Configuration Register (continued)** 

REGISTER		ADDRESS CODE				REGISTE	ER DATA	1			
		(hex)	D7	D6	D5	D4	D3	D2	D1	D0	
CONFIGURATION	R/W	R/W		0	BLINK STATUS	OUTPUT	016	0	GLOBAL INTENSITY	BLINK FLIP	BLINK ENABLE
Write device configuration	0		Χ	BLINK	01	00	Χ	G	В	Е	
Read back device configuration	1	0x0F	0	DLINK	U1	00	0	G	ь		
Disable global intensity control—intensity is set by registers 0x10–0x17 for ports O0 through O15 when configured as outputs, and by D3–D0 of register 0x0E for output	_		X	X	Х	X	X	0	X	Х	
Enable global intensity control—intensity for all ports configured as outputs is set by D3–D0 of register 0x0E	_		X	Х	X	Х	Х	1	X	Х	
O16 output is low (blink is disabled)	_		Χ	Х	Χ	0	0	Χ	Χ	0	
O16 output is high impedance (blink is disabled)	_		Χ	Х	X	1	0	Χ	Х	0	
O16 output is low during blink phase 0	_		Χ	Х	Χ	0	0	X	Χ	1	
O16 output is high impedance during blink phase 0	_		Χ	Х	Χ	1	0	Χ	Χ	1	
O16 output is low during blink phase 1	_		Χ	Χ	0	Χ	0	Χ	Χ	1	
O16 output is high impedance during blink phase 1	_		Χ	Х	1	X	0	Χ	Χ	1	
Read back BLINK input pin status; input is low	1		X	0	X	Х	Х	X	X	Х	
Read back BLINK input pin status; input is high	1		Х	1	Х	Х	Х	Х	Х	Х	

X = Don't care.

**Table 5. Blink Controls** 

BLINK ENABLE FLAG E	BLINK FLIP FLAG B	BLINK INPUT PIN	BLINK FLIP FLAG EXOR BLINK INPUT PIN	BLINK FUNCTION	OUTPUT REGISTERS USED
0	X	Х	X	Disabled	Blink phase 0
	0	0	0		Blink phase 0
_	0	1	1	Enghlad	Blink phase 1
	1	0	1	Enabled	Blink phase 1
	1	1	0		Blink phase 0

X = Don't care.

## Table 6. Blink Phase 0 Registers

REGISTER	R/W	ADDRESS CODE			l	REGISTE	R DATA	1		
		(hex)	D7	D6	D5	D4	D3	D2	D1	D0
Write outputs O7-O0 phase 0	0	0x02	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Read back outputs O7-O0 phase 0	1	UXUZ	OF 7	OFO	OFS	OF4	OF3	OF2	OFT	OFU
Write outputs O15-O8 phase 0	0	0x03	OP15	OP14	OP13	OP12	OP11	OP10	OP9	OP8
Read back outputs O15-O8 phase 0	1	0,003	OF 15	OF 14	OF 13	OF 12	OFII	OF 10	OF9	OF6

## Table 7. Blink Phase 1 Registers

REGISTER	R/W	ADDRESS CODE			ļ	REGISTE	R DATA	1		
		(hex)	D7	D6	D5	D4	D3	D2	D1	D0
Write outputs O7-O0 phase 1	0	0x0A	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Read back outputs O7-O0 phase 1	1	UXUA	OF 7	OFO	OFS	OF4	OF3	UF2	OFT	OFU
Write outputs O15-O8 phase 1	0	0x0B	OP15	OP14	OP13	OP12	OP11	OP10	OP9	OP8
Read back outputs O15-O8 phase 1	1	UXUD	OP 15	UP 14	OP 13	0612	OPII	OP 10	OP9	000

## **Table 8. PWM Application Scenarios**

APPLICATION	RECOMMENDED CONFIGURATION
All outputs static without PWM	Set the master and global intensity register 0x0E to any value from 0x00 to 0x0F. The global intensity G bit in the configuration register is don't care. The output intensity registers 0x10 through 0x17 are don't care.
A mix of static and PWM outputs, with PWM outputs using different PWM settings	Set the master and global intensity register 0x0E to any value from 0x10 to 0xFF. Clear global intensity G bit to zero in the configuration register to disable global intensity control. For the static outputs, set the output intensity value to 0xF. For the PWM outputs, set the output intensity value in the range 0x0 to 0xE.
A mix of static and PWM outputs, with PWM outputs all using the same PWM setting	As above. Global intensity control cannot be used with a mix of static and PWM outputs, so write the individual intensity registers with the same PWM value.
All outputs PWM using the same PWM setting	Set the master and global intensity register 0x0E to any value from 0x10 to 0xFF.  Set global intensity G bit to 1 in the configuration register to enable global intensity control.  The master and global intensity register 0x0E is the only intensity register used.  The output intensity registers 0x10 through 0x17 are don't care.

### **PWM Intensity Control**

The MAX6964 includes an internal oscillator, nominally 32kHz, to generate PWM timing for LED intensity control or other applications such as PWM trim DACs. PWM can be disabled entirely for all the outputs. In this case, all outputs are static and the MAX6964 operating current is lowest because the internal PWM oscillator is turned off.

The MAX6964 can be configured to provide any combination of PWM outputs and glitch-free logic outputs. Each PWM output has an individual 4-bit intensity control (Table 12). When all outputs are to be used with the same PWM setting, the outputs can be controlled together instead using the global intensity control (Table 11). Table 8 shows how to set up the MAX6964 to suit a particular application.

### **PWM Timing**

The PWM control uses a 240-step PWM period, divided into 15 master intensity timeslots. Each master intensity timeslot is divided further into 16 PWM cycles (Figure 12).

The master intensity operates as a gate, allowing the individual output settings to be enabled from 1 to 15 timeslots per PWM period (Figures 13, 14, and 15) (Table 11).

Each output's individual 4-bit intensity control only operates during the number of timeslots gated by the




Figure 11. BLINK Logic

master intensity. The individual controls provide 16 intensity settings from 1/16 through 16/16 (Table 12).

Figures 16, 17, and 18 show examples of individual intensity control settings. The highest value an individual or global setting can be set to is 16/16. This setting forces the output to ignore the master control, and follow the logic level set by the appropriate blink phase register bit. The output becomes a glitch-free static output with no PWM.

When blink is disabled (Table 5), the blink phase 0 registers specify each output's logic level during the PWM ontime (Table 6). The effect of setting an output's blink phase 0 register bit to zero or 1 is shown in Table 9. With

Using PWM Intensity Controls with Blink Disabled

phase 0 register bit to zero or 1 is shown in Table 9. With its output bit set to zero, an LED can be controlled with 16 intensity settings from 1/16th duty through fully on, but cannot be turned fully off using the PWM intensity control. With its output bit set to 1, an LED can be controlled with 16 intensity settings from fully off through 15/16th duty.

Using PWM Intensity Controls with Blink Enabled
When blink is enabled (Table 5), the blink phase 0 regis-

When blink is enabled (Table 5), the blink phase 0 registers and blink phase 1 registers specify each output's logic level during the PWM on-time during the respective blink phases (Tables 6 and 7). The effect of setting an output's blink phase x register bit to 0 or 1 is shown in Table 10. LEDs can be flipped between either directly on and off, or between a variety of high/low PWM intensities.

### Global/O16 Intensity Control

The 4 bits used for output O16's PWM individual intensity setting also double as the global intensity control (Table 11). Global intensity simplifies the PWM settings when the application requires them all to be the same, such as for backlight applications, by replacing the 17 individual settings with one setting. Global intensity is




Figure 12. PWM Timing

enabled with the global intensity flag G in the configuration register (Table 4). When global PWM control is used, the 4 bits of master intensity and 4 bits of global intensity effectively combine to provide an 8-bit, 240-step intensity control applying to all outputs.

It is not possible to apply global PWM control to a subset of the ports, and use the others as logic outputs. To mix static logic outputs and PWM outputs, individual PWM control must be selected (Table 8).

### Applications Information

### **Hot Insertion**

The  $\overline{RST}$  input, BLINK input, and serial interface SDA, SCL, AD0 remain high impedance with up to 6V asserted on them when the MAX6964 is powered down (V+ = 0V). Ouptut ports O0–O16 remain high impedance with



Figure 13. Master Set to 1/15



Figure 14. Master Set to 14/15



Figure 15. Master Set to 15/15

up to 8V asserted on them. The MAX6964 can therefore be used in hot-swap applications.

### **Output Level Translation**

The open-drain output architecture allows the ports to level translate the outputs to higher or lower voltages than the MAX6964 supply. An external pullup resistor can be used on any output to convert the high-impedance logic-high condition to a positive voltage level. The resistor can be connected to any voltage up to 7V. For interfacing CMOS inputs, a pullup resistor value of  $220k\Omega$  is a good starting point. Use a lower resistance to improve noise immunity, in applications where power consumption is less critical, or where a faster rise time is needed for a given capacitive load.

### **Driving LED Loads**

When driving LEDs, a resistor in series with the LED must be used to limit the LED current to no more than 50mA. Choose the resistor value according to the following formula:

RLED = (VSUPPLY - VLED - VOL) / ILED

where:

RLED is the resistance of the resistor in series with the LED  $(\Omega)$ .

VSUPPLY is the supply voltage used to drive the LED (V). VLED is the forward voltage of the LED (V).

Vol is the output low voltage of the MAX6964 when sinking ILED (V).

ILED is the desired operating current of the LED (A).




Figure 16. Individual (or Global) Set to 1/16




Figure 17. Individual (or Global) Set to 15/16




Figure 18. Individual (or Global) Set to 16/16

For example, to operate a 2.2V red LED at 14mA from a 5V supply,  $R_{LED} = (5 - 2.2 - 0.25) / 0.014 = 182\Omega$ .

### **Driving Load Currents Higher than 50mA**

The MAX6964 can be used to drive loads drawing more than 50mA, like relays and high-current white LEDs, by paralleling outputs. Use at least one output per 50mA of load current; for example, a 6V 330mW relay draws 55mA and needs two paralleled outputs to drive it. Ensure that the paralleled outputs chosen are controlled by the same blink phase register, i.e., select outputs from the O0 through O7 range, or the O8 through O15 range. This way, the paralleled outputs are turned on and off together. Do not use output O16 as part of a load-sharing design. O16 cannot be switched at the same time as any of the other outputs because it is controlled by a different register.

The MAX6964 must be protected from the negative voltage transient generated when switching off inductive loads, such as relays, by connecting a reverse-biased diode across the inductive load (Figure 19). The peak current through the diode is the inductive load's operating current.




Figure 19. Diode-Protected Switching Inductive Load

### Table 9. PWM Intensity Settings (Blink Disabled)

OUTPUT (OR GLOBAL) INTENSITY		TY CYCLE NK PHASE 0 R BIT = 0	LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 0 (LED IS ON WHEN	PWM DUT OUTPUT BLI REGIST	NK PHASE 0	LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 1 (LED IS ON WHEN
SETTING	LOW TIME	HIGH TIME	OUTPUT IS LOW)	LOW TIME	HIGH TIME	OUTPUT IS LOW)
0x0	1/16	15/16	Lowest PWM intensity	15/16	1/16	Highest PWM intensity
0x1	2/16	14/16		14/16	2/16	
0x2	3/16	13/16		13/16	3/16	
0x3	4/16	12/16	>	12/16	4/16	<b>↑</b>
0x4	5/16	11/16	nsit	11/16	5/16	
0x5	6/16	10/16	inte	10/16	6/16	ens
0x6	7/16	9/16	PWM intensity	9/16	7/16	Increasing PWM intensity
0x7	8/16	8/16		8/16	8/16	M×.
0x8	9/16	7/16	← Increasing	7/16	9/16	<u>Б</u>
0x9	10/16	6/16	orea	6/16	10/16	asir
0xA	11/16	5/16	- Inc	5/16	11/16	icre
0xB	12/16	4/16	<b>V</b>	4/16	12/16	<u> </u>
0xC	13/16	3/16		3/16	13/16	
0xD	14/16	2/16		2/16	14/16	
0xE	15/16	1/16	Highest PWM intensity	1/16	15/16	Lowest PWM intensity
0xF	Static low	Static low	Full intensity, no PWM (LED on continuously)	Static high impedance	Static high impedance	LED off continuously

Table 10. PWM Intensity Settings (Blink Enabled)

OUTPUT	PWM DUT	TY CYCLE	PWM DU1			D BLINK BEHAVIOR I OUTPUT IS LOW)
(OR GLOBAL) INTENSITY	PHA	SE X R BIT = 0	PHA: REGIST	SE X	BLINK PHASE 0 REGISTER BIT = 0	BLINK PHASE 0 REGISTER BIT = 1
SETTING	LOW TIME	HIGH TIME	LOW TIME	HIGH TIME	BLINK PHASE 1 REGISTER BIT = 1	BLINK PHASE 1 REGISTER BIT = 0
0x0	1/16	15/16	15/16	1/16		
0x1	2/16	14/16	14/16	2/16		
0x2	3/16	13/16	13/16	3/16	D. 0.15D	B. 0.155
0x3	4/16	12/16	12/16	4/16	Phase 0: LED on at low intensity Phase 1: LED on at high intensity	Phase 0: LED on at high intensity  Phase 1: LED on at low intensity
0x4	5/16	11/16	11/16	5/16	Friase 1. LED on achign intensity	Friase 1. LED Of at low litterisity
0x5	6/16	10/16	10/16	6/16		
0x6	7/16	9/16	9/16	7/16		
0x7	8/16	8/16	8/16	8/16	Output is half intensity o	during both blink phases
0x8	9/16	7/16	7/16	9/16		
0x9	10/16	6/16	6/16	10/16		
0xA	11/16	5/16	5/16	11/16	5. 0.155	D. 0.155
0xB	12/16	4/16	4/16	12/16	Phase 0: LED on at high intensity Phase 1: LED on at low intensity	Phase 0: LED on at low intensity Phase 1: LED on at high intensity
0xC	13/16	3/16	3/16	13/16	Thase I. LLD on at low intensity	Thase I. LLD on at high little isity
0xD	14/16	2/16	2/16	14/16		
0xE	15/16	1/16	1/16	15/16		
0xF	Static low	Static low	Static high impedance	Static high impedance	Phase 0: LED on continuously Phase 1: LED off continuously	Phase 0: LED off continuously Phase 1: LED on continuously

### **Power-Supply Considerations**

The MAX6964 operates with a power-supply voltage of 2V to 3.6V. Bypass the power supply to GND with at least  $0.047\mu F$  as close to the device as possible. For the QFN version, connect the underside exposed pad to GND.

Table 11. Master, O16 Intensity Register

REGISTER		ADDRESS CODE				REGISTI	ER DATA	4		
	R/W	(hex)	D7	D6	D5	D4	D3	D2	D1	D0
MASTER AND GLOBAL INTENSITY			MSB			LSB	MSB			LSB
MASTER AND GLOBAL INTENSITY			M	ASTER I	NTENSI	ГҮ		O16 INT	ENSITY	
Write master and global intensity	0		M3	M2	M1	MO	G3	G2	G1	G0
Read back master and global intensity	1		IVIO	IVIZ	101 1	IVIO	U.S	UZ.	G1	
Master intensity duty cycle is 0/15 (off); internal oscillator is disabled; all outputs will be static with no PWM	_		0	0	0	0	_	_	_	_
Master intensity duty cycle is 1/15	_		0	0	0	1	_	_	_	_
Master intensity duty cycle is 2/15			0	0	1	0	_	_		_
Master intensity duty cycle is 3/15	_		0	0	1	1	_	_	_	_
_	_		_	_	_	_	_	_	_	_
Master intensity duty cycle is 13/15	_	0X0E	1	1	0	1	_		_	_
Master intensity duty cycle is 14/15	_		1	1	1	0	_	_	_	_
Master intensity duty cycle is 15/15 (full)	_		1	1	1	1	_	_		_
O/16 intensity duty cycle is 1/16				_	_	—	0	0	0	0
O/16 intensity duty cycle is 2/16	_		_	_	_	_	0	0	0	1
O/16 intensity duty cycle is 3/16	_			_	_	_	0	0	1	0
_	_		_	_	_	_	_	_	_	_
O/16 intensity duty cycle is 14/16	_		_			_	1	1	0	1
O/16 intensity duty cycle is 15/16	_		_	_	_	_	1	1	1	0
O/16 intensity duty cycle is 16/16 (static output, no PWM)	_		_	_	_		1	1	1	1


**Table 12. Output Intensity Registers** 

REGISTER		ADDRESS CODE				REGISTI	ER DATA	\		
	R/W	(hex)	D7	D6	D5	D4	D3	D2	D1	D0
OUTPUTE OF OR INTENDITY			MSB			LSB	MSB			LSB
OUTPUTS O1, O0 INTENSITY	Î		OU.	TPUT 01	INTENS	SITY	OU	TPUT O	INTENS	SITY
Write output O1, O0 intensity	0		0410	0410	0414	0410	0010	0010	0014	0010
Read back output O1, O0 intensity	1		O1I3	0112	O1I1	O1I0	O0l3	O0I2	O0I1	O010
Output O1 intensity duty cycle is 1/16	_		0	0	0	0	_	_	_	_
Output O1 intensity duty cycle is 2/16	—		0	0	0	1	_		_	_
Output O1 intensity duty cycle is 3/16	_		0	0	1	0	_	_	_	_
_	_		_	_	_	_	_	_	_	_
Output O1 intensity duty cycle is 14/16	_		1	1	0	1	_	_	_	_
Output O1 intensity duty cycle is 15/16	_		1	1	1	0	_		_	_
Output O1 intensity duty cycle is 16/16 (static logic level, no PWM)	_	0X10	1	1	1	1	_	_	_	_
	1			l	l	l	l	l	l	
Output O0 intensity duty cycle is 1/16	_		_		_		0	0	0	0
Output O0 intensity duty cycle is 2/16	_		_		_		0	0	0	1
Output O0 intensity duty cycle is 3/16	_		_		_	_	0	0	1	0
_	_		_	_	_	_	_	_	_	_
Output O0 intensity duty cycle is 14/16	_		_	_	_	_	1	1	0	1
Output O0 intensity duty cycle is 15/16	-		_	_	_	_	1	1	1	0
Output O0 intensity duty cycle is 16/16 (static logic level, no PWM)	_		_	_	_	_	1	1	1	1
OUTPUTS 03, 02 INTENSITY	ļ		MSB			LSB	MSB			LSB
		0x11	OU.	TPUT O3	INTENS	SITY	OU	TPUT O2	INTENS	SITY
Write output O3, O2 intensity	0		0313	0312	O3I1	0310	0213	0212	0211	0210
Read back output O3, O2 intensity	1									
<b>OUTPUTS 05, 04 INTENSITY</b>			MSB		==	LSB	MSB		==	LSB
W.: 1.05.04:1.:		0x12	00	TPUT O5	INIENS	SIIY	OU	TPUT O4	INIENS	JII Y
Write output O5, O4 intensity	0		O5I3	O5I2	O5I1	O5I0	O4I3	0412	O4I1	O4I0
Read back output O5, O4 intensity	1									<u></u>
			MSB			LSB	MSB			LSB
OUTPUTS 07, 06 INTENSITY		010	OU.	TPUT 07	INTENS	SITY	OU	TPUT O	INTENS	SITY
Write output O7, O6 intensity	0	0x13	0713	0712	0711	0710	O6I3	0612	O6I1	0610
write output or, oo intensity										

**Table 12. Output Intensity Registers (continued)** 

REGISTER		ADDRESS CODE			l	REGISTI	ER DATA	١		
	R/W	(hex)	D7	D6	D5	D4	D3	D2	D1	D0
OUTDUITS OF OR INTENSITY			MSB			LSB	MSB			LSB
OUTPUTS 09, 08 INTENSITY		0x14	OU	TPUT O	INTENS	SITY	ΟU	TPUT O	INTENS	SITY
Write output O9, O8 intensity	0	UX 14	0913	0912	O9I1	O9I0	0813	0812	O8I1	0810
Read back output O9, O8 intensity	1		0913	0912	0911	0910	0813	0812	0811	0810
			_				I _			
OUTPUTS 011, 010 INTENSITY	ļ	 	MSB			LSB	MSB			LSB
, , , , , , , , , , , , , , , , , , , ,		0x15	OUT	PUT 01	1 INTEN	SITY	OUT	PUT 01	0 INTENS	SITY
Write output O11, O10 intensity	0	OXIO	O11I3	01112	01111	O11I0	O10l3	01012	O10I1	O10I0
Read back output O11, O10 intensity	1		01110	OTTIZ	01111	01110	0 1010	OTOIZ	0 1011	0 1010
							Т			
OUTPUTS 013, 012 INTENSITY			MSB			LSB	MSB			LSB
,		0x16	OUT	PUT 01	3 INTEN	SITY	OUT	PUT 01	2 INTENS	SITY
Write output O13, O12 intensity	0	0.00	O13I3	O13l2	O13I1	O13I0	O12I3	01212	01211	O12I0
Read back output O13, O12 intensity	1		01010	01012	0 1011	0 1010	01210	01212	01211	01210
			_			_	I _			
OUTPUTS 015, 014 INTENSITY			MSB			LSB	MSB			LSB
		0x17	OUT	PUT 01	5 INTEN	SITY	OUT	PUT 01	4 INTENS	SITY
Write output O15, O14 intensity	0	0.717	O15I3	O15I2	O15I1	O15I0	O14I3	01412	01411	O14I0
Read back output O15, O14 intensity	1		01313	01312	01311	01310	01413	01412	01411	01410
OUTPUT O16 INTENSITY					See mast	ter, 016 r	egister (7	Γable 11)	·	

## **Typical Application Circuit**



## Pin Configurations (continued)

#### TOP VIEW 24 V+ 016 1 RST 2 23 SDA ADO 3 22 SCL 00 4 21 BLINK MIXIM MAX6964AEG 01 5 20 015 19 014 02 6 03 7 18 013 17 012 04 8 05 9 16 011 15 010 06 10 07 11 14 09 GND 12 13 08 **QSOP**

### \_Chip Information


TRANSISTOR COUNT: 25,991 PROCESS: BICMOS

### Package Information

MILLIMETERS


QSOP.EPS


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



MILL	MIN	MAX	MTN	MAX
Α	.053	.069	1.35	1.75
A1	.004	.010	.102	.254
A2	.049	.065	1.245	1.651
В	.008	.012	0.20	0.30
С	.0075	.0098	0.191	0.249
D		SEE VA	RIATION:	2
Ε	.150	.157	3,81	3,99
e	.025	BSC	0.635	BZC
Н	230،	.244	5.84	6.20
h	.010	.016	0.25	0.41
L	016،	.035	0.41	0.89
N		SEE VA	RIATION	S
α	0°	8*	0.	8*

INCHES





#### VARIATIONS:

	INCHE	S	MILLIM	ETERS	
	MIN.	MAX.	MIN.	MAX.	N
D	.189	.196	4.80	4.98	16 AB
S	.0020	.0070	0.05	0.18	
D	.337	.344	8.56	8.74	20 AD
S	.0500	.0550	1,270	1.397	
D	.337	.344	8.56	8.74	24 AE
S	.0250	.0300	0.635	0.762	
D	.386	.393	9.80	9.98	28 AF
S	.0250	.0300	0.635	0.762	

- 1). D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 2), MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .006" PER SIDE.
- 3). CONTROLLING DIMENSIONS: INCHES.
  4). MEETS JEDEC MO137.




PROPRIETARY INFORMATION

PACKAGE OUTLINE, QSOP .150", .025" LEAD PITCH

DOCUMENT CONTROL NO. FEV. 21-0055

### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



				COM	NDN	DIME	IIZN	SNE								Ш	E	XPOS	EΒ	PAD	VAR	ITAI	ZND	
PKG	1	12L 4×	(4	16	L 4x	4	20	L 4×	4	2.	4L 4×	(4	2	8L 4>	(4	1	PKG.		102			E5		DOWN
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN	NDM.	MAX.	MIN.	NDM.	MAX.	Ιl	CODES	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.	ALLOVE
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	H	T1244-3	1.95	2.10	2.25	1.95	2.10	2,25	YES
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	20.0	0.05	0.0	0.02	0.05	0.0	0.02		H	T1244-4	1.95	2.10	2.25	1.95	2.10	2,25	ND
A2	_	0.20 RE	_	_	.20 RE	F	_	20 RE	F	_ 0	20 RE	F	<del>-</del>	0.20 RE	F	H	T1644-3	1.95	2.10	2.25	1.95	2.10	2,25	YES
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25	H	T1644-4	1.95	2.10	2.25	1.95	2.10	2,25	ND
D	3,90		4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	H	T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
E	3.90		4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	H	T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	ND
е	0.25	0.80 BS	SC. -	0.25	65 BS	_	0.25	50 BS	С. Г	0.25	.50 BS	ic.	0.25	0.40 BS	E	H	T2444-2	1.95	2.10	2.25	2.45	2.10	2.25	YES
k I	0.45	_	0.65	0.45	0.55	0.65	0.25	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50	H	T2444-3 T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	YES
N	0.45	12	0.63	0,43	16	0.63	0.43	20	0.65	0.30	24	0.50	0.30	28	0.30	H	T2844-1	2.50	2.60	2.70	2.50	2.60	2.70	ND
ND	+	3		$\vdash$	4			5		$\vdash$	6		-	7	$\dashv$	١ ١	15044-1	L.30	2.00	E.70	E.30	L.00	L./0	IND
NE	+	3		-	4			5		-	6		-	7	$\neg$									
Jedec Var.	$\top$	V/GG39		-	WGGC		,	/GGD-:	1	-	WGGD-	-5	-	WGGE	$\neg$									
2.	DIMEN ALL D	ISIONING IMENSIO THE TOT	NS ARE	IN MI	LUMET	ERS. A	NGLES																	
1. 2. 3.	DIMEN ALL D N IS	imensio The Tot	NS ARE	IN MI MBER (	LUMET OF TER	ERS. A MINALS TERMI	NGLES	are in	DEGR	EES.	ON SHA	ALL CO	NFORM UST FI	1 TO F 1 OCA)	FD WITH	HIN								
1. 2. 3.	DIMEN ALL D N IS THE T JESD : THE Z	IMENSIO THE TOT ERMINAL 95—1 S ONE INI	NS ARE TAL NUI _ #1 IC PP-012 DICATEC	IN MI MBER ( ENTIFIE 2. DETA ), THE	LUMET OF TER OR AND OLS OF TERMIN	ERS. AMINALS. TERMINALS. TERMINALS. TERMINALS.	NGLES NAL NI NAL #1 IDENTI	are in Imberii Identi Fier M	I DEGR NG COI FIER AI AY BE	EES. VÆNTK EE OPT EITHEF	IONAL,	BUT M	ust bi	E LOCAT	TURE.									
1. 2. 3.	DIMEN ALL D N IS THE T JESD : THE Z DIMEN	imensio The Tot Terminal 95–1 S	NS ARE TAL NUI #1 ID PP-012 DICATED APPLIE	IN MI MBER ( ENTIFIE 2. DETA ), THE	LUMET OF TER OR AND OLS OF TERMIN	ERS. AMINALS. TERMINALS. TERMINALS. TERMINALS.	NGLES NAL NI NAL #1 IDENTI	are in Imberii Identi Fier M	I DEGR NG COI FIER AI AY BE	EES. VÆNTK EE OPT EITHEF	IONAL,	BUT M	ust bi	E LOCAT	TURE.									
1. 2. 3. 4. 5.	DIMEN ALL D N IS THE T JESD: THE Z DIMEN FROM	IMENSIO THE TOT TERMINAL 95-1 S TONE INI ISION 6 TERMIN	NS ARE FAL NUI PP-012 DICATED APPLIE AL TIP, REFER	IN MI MBER C MENTIFIE DETA DETA DETA S TO D	LUMETE OF TER OF AND ILS OF TERMIN METALLI NUME	ERS. AMINALS. TERMINITARMINITERMINITERMINITERMINITERMINITERMINITERMINITERMINITERMINITE	NAL NI NAL NI NAL #1 IDENTI RMINAL	are in Mberii Identi Fier M . And	I DEGR NG COI FIER AI AY BE IS MEA IN EAC	EES.  WENTK E OPT EITHEF	ional, R A MO Betwe	BUT M OLD OR EEN O.	UST BI MARK 25 mm	E LOCAT ED FEA n AND	TURE.									
1. 2. 3. 4. 6.	DIMEN ALL D N IS THE T JESD: THE Z DIMEN FROM ND AM DEPOR	IMENSIO THE TOT ERMINAL 95-1 S CONE INI ISION B TERMIN ND NE F	NS ARE TAL NUI  #1 IC PP-012 DICATEC  APPLIE AL TIP, REFER  N IS PO	IN MI MBER ( DENTIFIE 2. DETA ). THE S TO I TO THE DSSIBLE	LUMETE OF TER ER AND ILS OF TERMIN METALLI IN UME	ERS. AMMINALS.  TERMIN	NAL NI NAL #1 IDENTI RMINAL TERMII	MBERII IDENTI FIER M . AND WALS C	I DEGR NG COI FIER AI IAY BIE IS MEA IN EAC ON.	EES. WENTK E OPT EITHEF SURED H D A	IONAL, RAMO BETWE	BUT M OLD OR EEN O. SIDE RI	UST BI MARK 25 mm ESPECT	E LOCAT ED FEA IN AND	TURE.									
1. 2. 3. 4. 5. 6. 7.	DIMEN ALL D N IS THE T JESD: THE Z DIMEN FROM ND AN DEPOR	imensio The Tot Terninal 95–1 S Zone Ini Ision 6 Termin Ind Ne F Pulation	NS ARE TAL NUI  #1 IC PP-012 DICATED APPLIE AL TIP, REFER N IS PO APPLIE	IN MI MBER ( DETA THE S TO 1 TO THE S TO 1	LUMETO F TER R AND ALS OF TERMIN METALLI IN UME IN A	ERS. AMMINALS. TERMINIT	NAL MI IAL #1 IDENTI RMINAL TERMI TRICAL HEAT	IMBERII IDENTI FIER M . AND WALS C FASHIK SINK S	I DEGR NG COI FIER AI AY BE IS MEA IN EAC ON.	EES.  NVENTK RE OPT EITHEF SURED H D A	DETWE	BUT M OLD OR EEN O. SIDE RI	UST BI MARK 25 mm ESPECT	E LOCAT ED FEA IN AND TIVELY.	TURE.									
1. 2. 3. 4. 5. 7. 6. 7.	DIMEN ALL D N IS THE T JESD: THE Z DIMEN FROM ND AM DEPOR COPLA	IMENSIO THE TOT TERMINAL 95—1 S 20NE INI ISION B TERMIN ND NE F PULATION ANARITY ING CON	NS ARE TAL NUI  #1 IC PP-012 DICATEC  APPLIE AL TIP. REFER  N IS PO APPLIE IFORMS	IN MI MBER ( DENTIFIE 2. DETA 3. THE S TO 1 TO THE DSSIBLE S TO 1 TO JE	LLIMETO F TER FR AND ILS OF TERMIN METALLI : NUME : NUME : IN A THE EX	ERS. AMMINALS. TERMINIT	NAL NIL NAL #1 IDENTI RMINAL TERMII TRICAL HEAT EXCEPT	MABERIII IDENTI FIER M AND VALS OF FASHIK SINK S	I DEGR  NG COI FIER AI AY BE IS MEA IN EAC ON. FLUG AS	EES.  NVENTK RE OPT EITHEF SURED H D A	DETWE	BUT M OLD OR EEN O. SIDE RI	UST BI MARK 25 mm ESPECT	E LOCAT ED FEA IN AND TIVELY.	TURE.									
1. 2. 3. 4. 5. 7. 48. 9.	DIMEN ALL D N IS: THE T JESD: THE Z DIMEN FROM ND AM DEPOR COPUS DRAWN MARKIN	IMENSION THE TOT TERNINAL 95-1 S ZONE INI ISION B TERMIN ND NE F PULATION ANARITY ING CON IG IS FO	NS ARE TAL NUI #1 ID PP-012 DICATED APPLIE AL TIP, REFER N IS PO APPLIE IFORMS OR PAC	E IN MI MBER ( MENTIFIE 2. DETA 3. THE S TO I TO THE DSSIBLE S TO I TO JE KAGE (	LUMETO OF TER OF AND OLS OF TERMIN METALLI IN NUME ON A THE EX TORIENTA	ERS. AMMINALS.  TERMINITERMINITERMINITERMINITERMINITER OF SYMME POSED 0220, ATION F	NAL NI NAL MI IDENTI TRMINAL TERMII TRICAL HEAT EXCEPT	MABERIII IDENTI FIER M AND VALS OF FASHIK SINK S	I DEGR  NG COI FIER AI AY BE IS MEA IN EAC ON. FLUG AS	EES.  NVENTK RE OPT EITHEF SURED H D A	DETWE	BUT M OLD OR EEN O. SIDE RI	UST BI MARK 25 mm ESPECT	E LOCAT ED FEA IN AND TIVELY.	TURE.									
1. 2. 3. 4. 5. 7. 4. 9.	DIMEN ALL D N IS: THE T JESD: THE Z DIMEN FROM ND AM DEPOR COPLA  MARKIN COPLAM	IMENSIO THE TOT TERNINAL 95—1 S CONE INI ISION B TERMIN ND NE F PULATION ANARITY ING CON IG IS FO WARITY S	NS ARE  FAL NUI  PP-012  DICATED  APPLIE  AL TIP.  REFER  N IS PO  APPLIE  APPLIE  FORMS  DR PAC  SHALL 1	E IN MI MBER C MENTIFIE 2. DETA 3. THE S TO 1 TO THE DSSIBLE S TO 1 TO JE KAGE C	LUMETO F TER FR AND ILS OF TERMIN METALLI NUME E IN A THE EX TOPEC M DRIENTA CEED	ERS. AMMINALS. TERMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, ATION R 0.08mm	NAL NI NAL MI IDENTI TRMINAL TERMII TRICAL HEAT EXCEPT	MABERIII IDENTI FIER M AND VALS OF FASHIK SINK S	I DEGR  NG COI FIER AI AY BE IS MEA IN EAC ON. FLUG AS	EES.  NVENTK RE OPT EITHEF SURED H D A	DETWE	BUT M OLD OR EEN O. SIDE RI	UST BI MARK 25 mm ESPECT	E LOCAT ED FEA IN AND TIVELY.	TURE.									
1. 2. 3. 4. 5. 6. 7. 6. 9.	DIMEN. ALL D N IS: THE T JESD: THE Z DIMEN. FROM ND AM DEPOF COPLA DRAWIN MARKIN COPLAN WARPAC	IMENSION THE TOTAL SERVICE SECONDE INI ISSION B TERMIN NO NE F PULLATION ANARITY ING CON AG IS FC VARITY S GE SHAL	NS ARE  FAL NUI  PP-012  DICATED  APPLIE  AL TIP.  REFER  N IS PO  APPLIE  IFORMS  DR PAC  SHALL NOT	E IN MI MBER ( PENTIFIE 2. DETA 1. THE S TO 1 TO THE DSSIBLE S TO 1 TO JE KAGE ( NOT EX EXCEE	LUMETO OF TER OF AND OILS OF TERMIN METALLI : NUMB : N A THE EX TOBE M ORIENTA CEED   ND 0.1	ERS. AMMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, ATION R 0.08mm 0mm	NAL NU IAL #1 IDENTI TERMI TERMI TRICAL HEAT EXCEPT	MARE IN MARBERII IDENTI FIER M AND VALS OF FASHIN SINK S FOR	I DEGR  NG COI FIER AI AY BE IS MEA IN EAC ON. ELUG AS T2444-	EES.  NVENTK E OPT EITHEF SURED H D A	IONAL, R A MO BETWE ND E S . AS TH	BUT M DLD OR EEN O. SIDE RI HE TER AND 1	UST BI MARK 25 mm ESPECT MINALS	E LOCATED FEA	TURE.			÷ DA	114	18	40 40	. 48	<b>&gt;</b> //	
1. 2. 3. 4. 5. 6. 7. 6. 9.	DIMEN ALL D N IS THE Z THE Z DIMEN FROM ND AM DEPOF COPLAM MARKIN COPLAM WARPAG LEAD G	IMENSIO THE TOT TERMINAL 95-1 S 20NE INI ISION B TERMIN ND NE F PULATION ANARITY ING CON KG IS FC VARITY S GE SHAL CENTERLI	NS ARE  FAL NUI  #1 ID  #PP-012  DICATED  APPLIE  AL TIP.  REFER  N IS PO  APPLIE  IFORMS  DR PAC  SHALL NOT  INES TO	E IN MI MBER ( MENTIFIE 2. DETA 1. THE S TO 1 TO THE DSSIBLE S TO 1 TO JE KAGE ( NOT EX EXCEE ) BE A	LUMETO OF TER OF TER AND OILS OF TERMIN METALLI : NUME : NUM : NUME : NU	ERS. AMMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, ATION FO 0.08mm 0 mm E POSE	NAL NUMBER OF THE PROPERTY OF	MABERIII MABERIII FIER M AND VALS C FASHIK SINK S FOR ICE OF	I DEGR NG COI FIER AI AY BE IS MEA IN EAC ON. ELUG AS T2444- NLY.	EES.  NVENTK E OPT EITHEF SURED H D A	IONAL, R A MO BETWE ND E S . AS TH	BUT M DLD OR EEN O. SIDE RI HE TER AND 1	UST BI MARK 25 mm ESPECT MINALS	E LOCATED FEA	TURE.			DA senic	III.	AS A			×	1/1
1. 2. 3. 4. 5. 6. 7. 6. 9.	DIMEN ALL D N IS THE Z THE Z DIMEN FROM ND AM DEPOF COPLAM MARKIN COPLAM WARPAG LEAD G	IMENSION THE TOTAL PERMINAL PS5-1 S ZONE INI ISION B TERMIN ND NE F PULATION ANARITY ING CON IG IS FC VARITY S GE SHAL	NS ARE  FAL NUI  #1 ID  #PP-012  DICATED  APPLIE  AL TIP.  REFER  N IS PO  APPLIE  IFORMS  DR PAC  SHALL NOT  INES TO	E IN MI MBER ( MENTIFIE 2. DETA 1. THE S TO 1 TO THE DSSIBLE S TO 1 TO JE KAGE ( NOT EX EXCEE ) BE A	LUMETO OF TER OF TER AND OILS OF TERMIN METALLI : NUME : NUM : NUME : NU	ERS. AMMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, ATION F 0.08mm 0mm E POSIT	NAL NUMBER OF THE PROPERTY OF	MABERIII MABERIII FIER M AND VALS C FASHIK SINK S FOR ICE OF	I DEGR NG COI FIER AI AY BE IS MEA IN EAC ON. ELUG AS T2444- NLY.	EES.  NVENTK E OPT EITHEF SURED H D A	IONAL, R A MO BETWE ND E S . AS TH	BUT M DLD OR EEN O. SIDE RI HE TER AND 1	UST BI MARK 25 mm ESPECT MINALS	E LOCATED FEA	TURE.			PAC	KAGE	OUTLI	NE,			1/1
1. 2. 3. 4. 5. 6. 7. 6. 9.	DIMEN ALL D N IS THE Z THE Z DIMEN FROM ND AM DEPOF COPLAM MARKIN COPLAM WARPAG LEAD G	IMENSIO THE TOT TERMINAL 95-1 S 20NE INI ISION B TERMIN ND NE F PULATION ANARITY ING CON KG IS FC VARITY S GE SHAL CENTERLI	NS ARE  FAL NUI  #1 ID  #PP-012  DICATED  APPLIE  AL TIP.  REFER  N IS PO  APPLIE  IFORMS  DR PAC  SHALL NOT  INES TO	E IN MI MBER ( MENTIFIE 2. DETA 1. THE S TO 1 TO THE DSSIBLE S TO 1 TO JE KAGE ( NOT EX EXCEE ) BE A	LUMETO OF TER OF TER AND OILS OF TERMIN METALLI : NUME : NUM : NUME : NU	ERS. AMMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, ATION F 0.08mm 0mm E POSIT	NAL NUMBER OF THE PROPERTY OF	MABERIII MABERIII FIER M AND VALS C FASHIK SINK S FOR ICE OF	I DEGR NG COI FIER AI AY BE IS MEA IN EAC ON. ELUG AS T2444- NLY.	EES.  NVENTK E OPT EITHEF SURED H D A	IONAL, R A MO BETWE ND E S . AS TH	BUT M DLD OR EEN O. SIDE RI HE TER AND 1	UST BI MARK 25 mm ESPECT MINALS	E LOCATED FEA	TURE.		# ""	PAC	KAGE	OUTLI 24, 28l		QFN, 4		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Maxim Integrated:

MAX6964AEG+ MAX6964AEG+T MAX6964ATG+ MAX6964ATG+T