Table of Contents

Figure 1. P1020 Block Diagram

1 Pin Assignments and Reset States

1.1 Ball Layout Diagrams

The following figures show the top view of the 689-pin BGA ball map diagram and detailed quadrant views.

Figure 2. P1020 Top View Ballmap

Pin Assignments and Reset States

Figure 3. P1020 Detail A Ballmap

Figure 4. P1020 Detail B Ballmap

Figure 5. P1020 Detail C Ballmap

Figure 6. P1020 Detail D Ballmap

1.2 Pinout Assignments

This table provides the pinout listing.

Table 1. P1020 Pinout Listing

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Table 1. P1020 Pinout Listing (continued)

Note:

1. All multiplexed signals are listed only once and do not re-occur.

2. Recommend that a weak pull-up resistor ($2-10$ K Ω) be placed on this pin to OVDD.

- 3. This pin is an open drain signal.
- 4. This pin is a reset configuration pin. It has a weak internal pull-up, P-FET, which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, a pull-up or active driver is needed.
- 5. The value of LALE, LGPL2, LBCTL, LWE_B00, UART_SOUT1, and READY_P1 at reset sets the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See *P1020 QorIQ Integrated Processor Reference Manual* for clock ratio settings.

6. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin is described as an I/O for boundary scan.

7. If this pin is configured for local bus controller usage, it is recommended that a weak pull-up resistor ($2-10$ K Ω) be placed on this pin to BVDD, ensuring that there is no random chip select assertion due to possible noise or other factors.

- 8. This output is actively driven during reset rather than being three-stated during reset.
- 9. These JTAG pins have weak internal pull-up P-FETs that are always enabled.

10.Do not connect.

- 11.Independent supplies derived from board VDD.
- 12. Recommend that a pull-up resistor (~1 kΩ) be placed on this pin to OVDD.
- 13.These pins must NOT be pulled down by a resistor or the component they are connected to during power-on reset: LA28, LA17, HRESET_REQ, MSRCID[1:3], MDVAL, ASLEEP, DMA1_DDONE_B00, SCAN_MODE_B, TRIG_OUT.
- 14.For DDR2 MDIC[0] is grounded through an 18.2-Ω (full-strength mode) or 36.4-Ω (half-strength mode) precision 1% resistor and Dn_MDIC[1] is connected to GVDD through an 18.2-Ω (full-strength mode) or 36.4-Ω (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR IOs. The calibration resistor value for DDR3 should be 20-Ω(full-strength mode) or 40- Ω (half-strength mode).

Electrical Characteristics

Table 1. P1020 Pinout Listing (continued)

- ed in the future to control function: ability to pull-down these pins. LA[20:22], UART_SOUT[0], and MSRCID[4] are reserved for future reset configuration. 18.Incorrect settings can lead to irreversible device damage.
- 19.The value of LAD[0:15] during reset sets the upper 16 bits of the GPPORCR.
- 20.The value of LA27and LA16 during reset is used to determine CPU boot configuration. See the "CPU Boot POR Configuration," section in the applicable device reference manual.
- 21.It must be the same as V_{DD} -Core.
- 22.When eTSEC1 and eTSEC3 are used as parallel interfaces, pins TSEC1_TX_EN and TSEC3_TX_EN requires an external 4.7-k_ pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven. However, because of the pull-down resistor on TSEC3_TX_EN cause the eSDHC card-detect (cfg_sdhc_cd_pol_sel) to be inverted, the inversion should be overridden from the SDHCDCR [CD_INV] debug control register.
- 23.SD_IMP_CAL_RX should be grounded through an 200-Ω precision 1% resistor and SD_IMP_CAL_TX is grounded through an 100-Ω precision 1% resistor.
- 24.For systems which boot from Local Bus (GPCM)-controlled NOR flash or (FCM)-controlled NAND flash, a pull-up on LGPL4 is required.
- 25.Refer to AN4259 for the correct settings.
- 26.These pins may be connected to a temperature diode monitoring device such as the On Semiconductor, NCT1008™. If a temperature diode monitoring device is not connected, these pins may be connected to test point or left as a no connect.

2 Electrical Characteristics

This section provides the AC and DC electrical specifications. The processor is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

This table provides the absolute maximum ratings.

Table 2. Absolute Maximum Ratings¹

Electrical Characteristics

Table 2. Absolute Maximum Ratings1 (continued)

Notes:

- 1. Functional operating conditions are given in [Table 3](#page-32-8). Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. Caution: LVIN must not exceed LVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. Caution: CVIN must not exceed CVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 5. Caution: BVIN must not exceed BVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 6. Caution: OVIN must not exceed OVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 7. (C,X,B,G,L,O)VIN and MV_{RFF} may overshoot/undershoot to a voltage and for a maximum duration as shown in [Figure 7.](#page-33-0)
- 8. AV_{DD} is measured at the input to the filter (as shown in AN4259) and not at the pin of the device.

2.1.2 Recommended Operating Conditions

This table provides the recommended operating conditions for this device. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

Table 3. Recommended Operating Conditions

Electrical Characteristics

Characteristic		Symbol	Recommended Value		Unit Notes
Input voltage	DDR2/3 DRAM signals	MV_{IN}	GND to $GVDD$	V	
	DDR2/3 DRAM reference	MV_{REF}	GND to $GVDD/2$	V	
	Three-speed Ethernet signals	LV_{IN}	GND to LV_{DD}	V	
	Enhanced local bus signals	BV_{IN}	GND to BV_{DD}	V	
	DUART, SYSCLK, system control and power management, I^2C , and JTAG signals	OV _{IN}	GND to $OVDD$	v	
	USB, eSPI, eSDHC	CV_{IN}	GND to $CVDD$	V	
Junction temperature range		TA/TJ	0 to 125 Commercial -40 to 125 Industrial	$^{\circ}$ C	3

Table 3. Recommended Operating Conditions (continued)

Notes:

- 1. **Caution:** Until V_{DD} reaches its recommended operating voltage, V_{DD} may exceed L/C/B/G/OV_{DD} by up to 0.7 V. If 0.7 V is exceeded, extra current will be drawn by the device.
- 2. **Caution:** Until V_{DD} reaches its recommended operating voltage, if L/C/B/G/OV_{DD} exceeds V_{DD}, extra current may be drawn by the device.
- 3. Min temp is specified with TA; Max temp is specified with TJ.

This figure shows the undershoot and overshoot voltages at the interfaces of the device.

The core voltage must always be provided at nominal 1.0 V (see [Table 3](#page-32-8) for actual recommended core voltage). Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in [Table 3.](#page-32-8) The input voltage threshold scales with respect to the associated I/O supply voltage. OV_{DD} and LV_{DD} based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The SDRAM interface uses a differential receiver

Electrical Characteristics

referenced the externally supplied MV_{REF} signal (nominally set to $GV_{DD}/2$). The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

2.1.3 Output Driver Characteristics

This table provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Note:

1. The drive strength of the DDR2/3 interface in half-strength mode is at $T_{\rm j}$ = 105°C and at GV_{DD} (min)

2.2 Power Sequencing

The processor requires that its power rails be applied in a specific sequence in order to ensure proper device operation. These requirements are as follows for power up:

1. V_{DD} , V_{DDC} , AV_{DD} , BV_{DD} , LV_{DD} , CV_{DD} , OV_{DD} , SV_{DD} srps and, XV_{DD} srps

2. GV_{DD}

All supplies must be at their stable values within 50 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

To guarantee MCKE low during power-up, the above sequencing for GV_{DD} is required. If there is no concern about any of the DDR signals being in an indeterminate state during power-up, the sequencing for GV_{DD} is not required.

NOTE

From a system standpoint, if any of the I/O power supplies ramp prior to the V_{DD} core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

2.3 Power Down Requirements

The power-down cycle must complete such that power supply values are below 0.4 V before a new power-up cycle can be started.

2.4 RESET Initialization

This section describes the AC electrical specifications for the RESET initialization timing requirements. This table provides the RESET initialization AC timing specifications for the DDR SDRAM component(s).

Parameter/Condition	Min	Max	Unit	Note
Required assertion time of HRESET	25		μs	1, 2
Minimum assertion time of TRESET simultaneous to HRESET assertion	25		ns	3
Maximum rise/fall time of HRESET			SYSCLK	
Minimum assertion time for SRESET	3		SYSCLKs	4
Input setup time for POR configs (other than PLL config) with respect to negation of HRESET	4		SYSCLKs	4
Input hold time for all POR configs (including PLL config) with respect to negation of HRESET	\mathcal{P}		SYSCLKs	4
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of HRESET		5	SYSCLKs	4

Table 5. RESET Initialization Timing Specifications

Notes:

1. There may be some extra current leakage when driving signals high during this time.

2. Reset assertion timing requirements for DDR3 DRAMs may differ.

- 3. TRST is an asynchronous level sensitive signal. For guidance on how this requirement can be met, refer to the JTAG signal termination guidelines in AN4259.
- 4. SYSCLK is the primary clock input for the processor.

This table provides the PLL lock times.

Table 6. PLL Lock Times

2.5 Power-on Ramp Rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum power-on ramp rate is required to avoid falsely triggering the ESD circuitry. This table provides the power supply ramp rate specifications.

Note:

- 1. Ramp rate is specified as a linear ramp from 10 to 90%. If non-linear (for example. exponential), the maximum rate of change from 200 to 500 mV is the most critical as this range might falsely trigger the ESD circuitry.
- 2. Over full recommended operating temperature range (see [Table 3](#page-32-0)).

2.6 Power Characteristics

The core power dissipation for the core complex bus (CCB) versus the core frequency for this family of QorIQ devices is shown in this table.

Core Frequency (MHz)	Platform Frequency (MHz)	$V_{DD}(V)$	Power Mode	Junction Temperature $(^\circ \text{C})$	Power (W)	Notes
533	266	1	Typical	65	1.63	1, 2, 3
			Thermal	105	2.51	1, 4, 5
				125	2.73	1, 4, 5
			Maximum	105	2.57	1, 5, 6, 7
				125	2.79	1, 5, 6, 7
667	333	1	Typical	65	1.76	1, 2, 3
			Thermal	105	2.64	1, 4, 5
				125	2.86	1, 4, 5
			Maximum	105	2.71	1, 5, 6, 7
				125	2.94	1, 5, 6, 7

Table 8. Core Power Dissipation

Core Frequency (MHz)	Platform Frequency (MHz)	$V_{DD}(V)$	Power Mode	Junction Temperature $(^\circ \text{C})$	Power (W)	Notes
800	400		Typical	65	1.89	1, 2, 3
			Thermal	105	2.77	1, 4, 5
				125	2.99	1, 4, 5
			Maximum	105	2.85	1, 5, 6, 7
				125	3.08	1, 5, 6, 7

Table 8. Core Power Dissipation (continued)

Note:

1. Combined power of VDD, VDDC, and AVDD_n with DDR controller/s and all SerDes banks active. Does not include I/O power.

- 2. Typical power assumes Dhrystone running with activity factor of 80% (on all cores) and executing DMA on the platform with 90% activity factor.
- 3. Typical power based on nominal processed device.
- 4. Thermal power assumes Dhrystone running with activity factor of 80% (on all cores) and executing DMA on the platform at 90% activity factor.
- 5. Thermal and maximum power are based on worst case processed device.
- 6. Maximum power assumes Dhrystone running with activity factor at 100% (on all cores) and executing DMA on the platform at 100% activity factor.
- 7. Maximum power provided for power supply design sizing.

2.6.1 I/O DC Power Supply Recommendation

This table provides estimated I/O power numbers for each block: DDR, PCIe, eLBC, eTSEC, SGMII, eSDHC, USB, eSPI, DUART, $I²C$, and GPIO.

Table 9. I/O Power Supply Estimated Values

Interface	Parameter	Symbol	Typical	Unit	Notes
DDR3 75% utilization	600 MHz data rate	$GVDD$ (1.5 V)	0.76	W	1, 2
	667 MHz data rate	GV _{DD} (1.5 V)	0.82	W	1, 2
DDR3 40% utilization	600 MHz data rate	GV _{DD} (1.5 V)	0.57	W	1, 2
	667 MHz data rate	$GVDD$ (1.5 V)	0.63	W	1, 2
PCI Express	$x1$, 2.5 G-baud	X/SV_{DD} (1.0 V)	0.11	W	1
	$x2$, 2.5 G-baud	X/SV_{DD} (1.0 V)	0.15	W	1
	x4, 2.5 G-baud	X/SV_{DD} (1.0 V)	0.229	W	1
SGMII	x1, 1.25G-baud	X/SV_{DD} (1.0 V)	0.096	W	1
eLBC	16-bit, 83MHz	$BV_{DD} (1.8 V)$	0.017	W	1, 3
		BV_{DD} (2.5 V)	0.03	W	1, 3
		BV_{DD} (3.3 V)	0.047	W	1, 3
eTSEC	RGMII	LV_{DD} (2.5 V)	0.075	W	1, 3, 4
		LV_{DD} (3.3 V)	0.124	W	1, 3, 4

Table 9. I/O Power Supply Estimated Values (continued)

Notes:

- 1. The typical values are estimates based on simulations 65 C junction temperature.
- 2. DDR power numbers are based on 2 rank DIMM.
- 3. Assuming 15 pF total capacitance load per pin.
- 4. The current values are per each eTSEC used.
- 5. GPIO ×8 support on OVDD and ×8 on BVDD rail supply.

2.7 Input Clocks

This section discusses the system clock timing, SYSCLK and spread spectrum sources, real time clock timing, eTSEC Gigabit reference clock timing, DDR clock timing, and other input clocks.

2.7.1 System Clock Timing

This table provides the system clock (SYSCLK) DC specifications.

Table 10. SYSCLK DC Electrical Characteristics

```
At recommended operating conditions with \text{OV}_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}
```


Note:

1. The max V_{IH} , and min V_{II} values can be found in [Table 3](#page-32-0).

2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in[Table 3](#page-32-0).

This table provides the system clock (SYSCLK) AC timing specifications.

Table 11. SYSCLK AC Timing Specifications

At recommended operating conditions (see [Table 3\)](#page-32-0) with $\text{OV}_{\text{DD}} = 3.3 \text{ V} \pm 165 \text{ mV}$

Notes:

- 1. **Caution:** The CCB_clk to SYSCLK ratio and e500 core to CCB_clk ratio settings must be chosen such that the resulting SYSCLK frequency, e500 core frequency, and CCB_clk frequency do not exceed their respective maximum or minimum operating frequencies.Refer to for ratio settings.
- 2. Measured at the rising edge and/or the falling edge at $\text{OV}_{\text{DD}}/2$.
- 3. Slew rate as measured from \pm 0.3 ΔV_{AC} at center of peak to peak voltage at clock input.
- 4. Phase noise is calculated as FFT of TIE jitter.

2.7.2 SYSCLK and Spread Spectrum Sources

Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter in order to diffuse the EMI spectral content. The jitter specification given in [Table 12](#page-40-0) considers short-term (cycle-to-cycle) jitter only and the clock generator's cycle-to-cycle output jitter should meet the processor's input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns, and the P1020 is compatible with spread spectrum sources if the recommendations listed in this table are observed.

Table 12. Spread Spectrum Clock Source Recommendations

At recommended operating conditions. See [Table 3.](#page-32-0)

Note:

1. SYSCLK frequencies resulting from frequency spreading, and the resulting core and VCO frequencies, must meet the minimum and maximum specifications given in [Table 11](#page-39-6).

2. Maximum spread spectrum frequency may not result in exceeding any maximum operating frequency of the device.

CAUTION

The processor's minimum and maximum SYSCLK, DDRCLK, core, and VCO frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated e500 core/DDR memory frequency should avoid violating the stated limits by using down-spreading only.

2.7.3 Real Time Clock Timing

The real time clock timing (RTC) input is sampled by the platform clock (CCB clock). The output of the sampling latch is then used as an input to the counters of the PIC and the TimeBase unit of the e500. There is no jitter specification. The minimum pulse width of the RTC signal should be greater than 2× the period of the CCB clock. That is, minimum clock high time is $2 \times t_{\text{CCB}}$, and minimum clock low time is $2 \times t_{\text{CCB}}$. There is no minimum RTC frequency; RTC may be grounded if not needed.

2.7.4 eTSEC Gigabit Reference Clock Timing

This table lists the eTSEC gigabit reference clock DC electrical characteristics.

Table 13. eTSEC Gigabit Reference Clock DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Notes
High-level input voltage	V_{IH}				
Low-level input voltage	V_{IL}		0.8		
Input current $(V_{IN} = 0 V$ or $V_{IN} = V_{DD}$	^I IN		±40	μA	

Note:

1. The max V_{IH} , and min V_{IL} values can be found in [Table 3.](#page-32-0)

2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in [Table 3.](#page-32-0)

This table provides the eTSEC gigabit reference clocks (EC_GTX_CLK125) AC timing specifications.

Table 14. EC_GTX_CLK125 AC Timing Specifications

At recommended operating conditions with $LV_{DD} = 2.5 \pm 0.125$ mV/ 3.3 V \pm 165 mV

Table 14. EC_GTX_CLK125 AC Timing Specifications

At recommended operating conditions with LV_{DD} = 2.5 ± 0.125 mV/ 3.3 V ± 165 mV (continued)

Notes:

1. Rise and fall times for EC_GTX_CLK125 are measured from 0.5 and 2.0 V for LV_{DD} = 2.5 V and from 0.6 and 2.7 V for LV_{DD} = 3.3 V.

2. EC_GTX_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. EC_GTX_CLK125 duty cycle can be loosened from 47/53% as long as the PHY device can tolerate the duty cycle generated by the eTSEC GTX_CLK. See [Section 2.11.3.2, "RGMII AC Timing Specifications,](#page-59-0)" for duty cycle for 10Base-T and 100Base-T reference clock.

2.7.5 DDR Clock Timing

This table provides the system clock (DDRCLK) DC specifications.

Table 15. DDRCLK DC Electrical Characteristics

At recommended operating conditions with $\text{OV}_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Note:

1. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in [Table 2](#page-30-0) and [Table 3](#page-32-0).

This table provides the DDR clock (DDRCLK) AC timing specification.

Table 16. DDRCLK AC Timing Specifications

At recommended operating conditions with OV_{DD} of 3.3 V \pm 5%.

Table 16. DDRCLK AC Timing Specifications (continued)

At recommended operating conditions with OV_{DD} of 3.3 V \pm 5%.

Notes:

- 1. **Caution:** The DDR complex clock to DDRCLK ratio settings must be chosen such that the resulting DDR complex clock frequency does not exceed the maximum or minimum operating frequencies. Refer to *P1020 QorIQ Integrated Processor Reference Manual* for ratio settings.
- 2. Measured at the rising edge and/or the falling edge at $\text{OV}_{\text{DD}}/2$.
- 3. Slew rate as measured from \pm 0.3 ΔV_{AC} at center of peak to peak voltage at clock input.
- 4. Phase noise is calculated as FFT of TIE jitter.

2.7.6 Other Input Clocks

A description of the overall clocking of this device is available in the *QorIQ P1020 Integrated Host Processor Family Reference Manual* in the form of a clock subsystem block diagram. For information on the input clocks of other functional blocks of the platform, such as SerDes and eTSEC, see the specific section of this document.

2.8 DDR2 and DDR3 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface. Note that the required $GV_{DD}(typ)$ voltage is 1.8 V or 1.5 V when interfacing to DDR2 or DDR3 SDRAM respectively.

2.8.1 DDR SDRAM DC Electrical Characteristics

This table provides the recommended operating conditions for the DDR SDRAM component(s) when interfacing to DDR2 SDRAM.

Table 17. DDR2 SDRAM Interface DC Electrical Characteristics

At recommended operating condition with $GV_{DD} = 1.8 V1$

Table 17. DDR2 SDRAM Interface DC Electrical Characteristics (continued)

At recommended operating condition with $GV_{DD} = 1.8 V1$

Notes:

1. GV_{DD} is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.

2. MV_{REF} is expected to be equal to $0.5 \times$ GV_{DD} and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed $\pm 2\%$ of the DC value.

3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MV_{REF} with a min value of MV_{REF} – 0.04 and a max value of MV_{REF} + 0.04. V_{TT} should track variations in the DC level of MV_{REF} .

4. The voltage regulator for MV_{REF} must be able to supply up to 1500 μ A.

5. Input capacitance load for DQ, DQS, and DQS are available in the IBIS models.

6. Refer to the IBIS model for the complete output IV curve characteristics.

7. Output leakage is measured with all outputs disabled, 0 $V \leq V_{\text{OUT}} \leq GV_{\text{DD}}$.

This table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3 SDRAM.

Table 18. DDR3 SDRAM Interface DC Electrical Characteristics

At recommended operating condition with GVDD = 1.5 V^1

Notes:

1. GV_{DD} is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.

- 2. MVREFn is expected to be equal to $0.5 \times GV_{DD}$ and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MVREFn may not exceed the MVREFn DC level by more than $\pm 1\%$ of GV_{DD} (i.e. ± 15 mV).
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MVREFn with a min value of MVREFn – 0.04 and a max value of MVREFn + 0.04. V_{TT} should track variations in the DC level of MVREFn.
- 4. The voltage regulator for MVREFn must meet the specifications stated in [Table 20](#page-44-0).
- 5. Input capacitance load for DQ, DQS, and DQS are available in the IBIS models.
- 6. Output leakage is measured with all outputs disabled, 0 $V \leq V_{\text{OUT}} \leq GV_{\text{DD}}$.

This table provides the DDR controller interface capacitance for DDR2 and DDR3.

Table 19. DDR2 DDR3 SDRAM Capacitance

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3

Note:

1. This parameter is sampled. GVDD = 1.8 V \pm 0.1 V (for DDR2), f = 1 MHz, T_A = 25°C, V_{OUT} = GVDD/2, V_{OUT} $(\text{peak-to-peak}) = 0.2 \text{ V}.$

2. This parameter is sampled. GVDD = 1.5 V \pm 0.075 V (for DDR3), f = 1 MHz, T_A = 25°C, V_{OUT} = GVDD/2, V_{OUT} $(peak-to-peak) = 0.175$ V.

This table provides the current draw characteristics for MV_{REF} .

Table 20. Current Draw Characteristics for MV_{REF}

For recommended operating conditions, see [Table 3](#page-32-0).

2.8.2 DDR2 and DDR3 SDRAM Interface AC Timing Specifications

This section provides the AC timing specifications for the DDR SDRAM controller interface. The DDR controller supports both DDR2 and DDR3 memories. Note that the required $GV_{DD}(typ)$ voltage is 1.8 V or 1.5 V when interfacing to DDR2 or DDR3 SDRAM respectively.

2.8.2.1 DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR2 SDRAM.

Table 21. DDR2 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5%

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR3 SDRAM.

Table 22. DDR3 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of 1.5 V \pm 5%

This table provides the input AC timing specifications for the DDR controller when interfacing to DDR2 and DDR3 SDRAM.

Table 23. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3

Table 23. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications (continued)

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3

Note:

1. $t_{CISKEYW}$ represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.

2. DDR3 only.

3. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW} . This can be determined by the following equation: $t_{DISKEW} = \pm (T + 4 - abs(t_{CISKEW}))$ where T is the clock period and abs(t_{CISKEW}) is the absolute value of t_{CISKEW}.

This figure shows the DDR2 and DDR3 SDRAM interface input timing diagram.

Figure 8. DDR2 and DDR3 SDRAM Interface Input Timing Diagram

2.8.2.2 DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

This table contains the output AC timing targets for the DDR2 and DDR3 SDRAM interface.

Table 24. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3

Table 24. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications (continued)

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3

Table 24. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications (continued)

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3

Note:

- 1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for} inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing} (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/MCK and MCDQS/MCDQS referenced measurements are made from the crossing of the two signals.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
- 4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This is typically set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these two parameters have been set to the same adjustment value. See the *P1020 QorIQ Integrated Processor Reference Manual* for a description and explanation of the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.

NOTE

For the ADDR/CMD setup and hold specifications in [Table 24](#page-46-2), it is assumed that the clock control register is set to adjust the memory clocks by ½ applied cycle.

This figure shows the DDR2 and DDR3 SDRAM interface output timing for the MCK to MDQS skew measurement (t_{DDKHMH}) .

Figure 9. t_{DDKHMH} Timing Diagram

This figure shows the DDR2 and DDR3 SDRAM output timing diagram.

Figure 10. DDR2 and DDR3 Output Timing Diagram

This figure provides the AC test load for the DDR2 and DDR3 controller bus.

Figure 11. DDR2 and DDR3 Controller Bus AC Test Load

2.8.2.3 DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface. This figure shows the differential timing specification.

Figure 12. DDR2 and DDR3 SDRAM Differential Timing Specifications

NOTE

VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as \overline{MCK} or \overline{MDQS}).

This table provides the DDR2 differential specifications for the differential signals MDQS/MDQS and MCK/MCK.

Table 25. DDR2 SDRAM Differential Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Notes
Input AC Differential Crosspoint Voltage	Vixac	$ 0.5 \times$ GVDD – 0.175 $ 0.5 \times$ GVDD + 0.175			
Output AC Differential Crosspoint Voltage	^V охас	$0.5 \times$ GVDD - 0.125 0.5 \times GVDD + 0.125			

This table provides the DDR3 differential specifications for the differential signals MDQS/MDQS and MCK/MCK.

Table 26. DDR3 SDRAM Differential Electrical Characteristics

2.9 eSPI

This section describes the DC and AC electrical specifications for the SPI interface.

2.9.1 eSPI DC Electrical Characteristics

This table provides the DC electrical characteristics for eSPI interface at $CV_{DD} = 3.3 V$.

Table 27. SPI DC Electrical Characteristics (3.3V)

For recommended operating conditions, see [Table 3.](#page-32-0)

Note:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max CV_{IN} values found in [Table 3](#page-32-0).
- 2. Note that the symbol V_{1N} , in this case, represents the CV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating [Conditions](#page-32-1)."

This table provides the DC electrical characteristics for the eSPI interface operating at $CV_{DD} = 2.5 V$.

Table 28. SPI DC Electrical Characteristics (2.5 V)

Note:

1. The min V_{IL}and max V_{IH} values are based on the respective min and max CV_{IN} values found in [Table 3](#page-32-0).

2. The symbol V_{IN} , in this case, represents the CV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating [Conditions](#page-32-1)."

This table provides the DC electrical characteristics for the eSPI interface operating at $CV_{DD} = 1.8 V$.

Table 29. SPI DC Electrical Characteristics (1.8 V)

Table 29. SPI DC Electrical Characteristics (1.8 V) (continued)

Note:

1. The min V_{IL}and max V_{IH} values are based on the respective min and max CV_{IN} values found in [Table 3](#page-32-0).

2. The symbol V_{IN} , in this case, represents the CV_{IN} symbol referenced in Section 2.1.2, "Recommended

[Operating Conditions](#page-32-1)."

2.9.2 eSPI AC Timing Specifications

This table provides the SPI input and output AC timing specifications.

Table 30. SPI AC Timing Specifications¹

For recommended operating conditions, see [Table 3](#page-32-0).

Notes:

1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for} inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{NIKHOV} symbolizes the NMSI} outputs internal timing (NI) for the time t_{SPI} memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).

2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

3. See the *P1020 QorIQ Integrated Processor Reference Manual* for detail about the register SPMODE

This figure provides the AC test load for the SPI.

Figure 13. SPI AC Test Load

This figure represents the AC timing from [Table 30](#page-52-4) in master mode (internal clock). Note that although the specifications are generally refer to the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Also, note that the clock edge is selectable on SPI.

Figure 14. SPI AC Timing in Master Mode (Internal Clock) Diagram

2.10 DUART

This section describes the DC and AC electrical specifications for the DUART interface.

2.10.1 DUART DC Electrical Characteristics

This table provides the DC electrical characteristics for the DUART interface.

Table 31. DUART DC Electrical Characteristics

For recommended operating conditions, see [Table 3](#page-32-0)

Table 31. DUART DC Electrical Characteristics

For recommended operating conditions, see Table 3

Note:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in [Figure 3](#page-32-0).
- 2. Note that the symbol OVIN represents the input voltage of the supply. It is referenced in [Figure 3.](#page-32-0)

2.10.2 DUART AC Electrical Specifications

This table provides the AC timing parameters for the DUART interface.

Table 32. DUART AC Timing Specifications

Notes:

- 1. CCB clock refers to the platform clock.
- 2. Actual attainable baud rate will be limited by the latency of interrupt processing.
- 3. The middle of a start bit is detected as the $8th$ sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

2.11 Ethernet: Enhanced Three-Speed Ethernet (eTSEC) (10/100/1000 Mbps)—MII/RMII/RGMII/SGMII Electrical Characteristics

This section provides the AC and DC electrical characteristics for enhanced three-speed Ethernet 10/100/1000 controller and MII management.

2.11.1 MII Interface Electrical Specifications

This section provides AC and DC electrical characteristics of MII interface for eTSEC.

2.11.1.1 MII and RMII DC Electrical Characteristics

All MII drivers and receivers comply with the DC parametric attributes specified in this table.

Table 33. MII and RMII DC Electrical Characteristics

At recommended operating conditions with $LV_{DD} = 3.3$ V

Note:

1. The min V_{IL}and max V_{IH} values are based on the respective min and max LV_{IN} values found in [Table 3.](#page-32-0)

2. The symbol V_{IN} , in this case, represents the LV_{IN} symbols referenced in [Table 2](#page-30-0) and [Table 3.](#page-32-0)

2.11.1.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

2.11.1.2.1 MII Transmit AC Timing Specifications

This table provides the MII transmit AC timing specifications.

Table 34. MII Transmit AC Timing Specifications

For recommended operating conditions, see [Table 3.](#page-32-0)

This figure shows the MII transmit AC timing diagram.

2.11.1.2.2 MII Receive AC Timing Specifications

This table provides the MII receive AC timing specifications.

Table 35. MII Receive AC Timing Specifications

Note: The frequency of RX_CLK should not exceed the frequency of TX_CLK by more than 300 ppm.

This figure provides the AC test load for eTSEC.

Figure 16. eTSEC AC Test Load

This figure shows the MII receive AC timing diagram.

Figure 17. MII Receive AC Timing Diagram

2.11.2 RMII AC Timing Specifications

In RMII mode, the reference clock should be fed to TSEC_n_TX_CLK. This section describes the RMII transmit and receive AC timing specifications.

This table lists the RMII transmit AC timing specifications.

Table 36. RMII Transmit AC Timing Specifications

For recommended operating conditions, see [Table 3.](#page-32-0)

This figure shows the RMII transmit AC timing diagram.

Figure 18. RMII Transmit AC Timing Diagram

This table lists the RMII receive AC timing specifications.

Table 37. RMII Receive AC Timing Specifications

For recommended operating conditions, see **[Table 3](#page-32-0)**

This figure provides the AC test load for eTSEC.

Figure 19. eTSEC AC Test Load

This figure shows the RMII receive AC timing diagram.

Figure 20. RMII Receive AC Timing Diagram

2.11.3 RGMII Interface Electrical Specifications

This section provides AC and DC electrical characteristics of RGMII interface for eTSEC.

2.11.3.1 RGMII DC Electrical Characteristics

This table shows the RGMII DC electrical characteristics when operating from a 2.5 V supply.

Table 38. RGMII DC Electrical Characteristics (2.5V)

At recommended operating conditions with $LV_{DD} = 2.5$ V

Note:

1. Note that the min V_{IL} and max V_{IH} values are based on the respective min and max LV_{IN} values found in [Table 3.](#page-32-0)

2. The symbol V_{IN} , in this case, represents the LV_{IN} symbols referenced in [Table 3.](#page-32-0)

2.11.3.2 RGMII AC Timing Specifications

This table presents the RGMII AC timing specifications.

Table 39. RGMII AC Timing Specifications

For recommended operating conditions, see [Table 3.](#page-32-0)

Table 39. RGMII AC Timing Specifications (continued)

For recommended operating conditions, see Table 3.

Notes:

1. In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII timing. For example, the subscript of t_{RGT} represents the RGMII receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).

- 2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If so, additional PCB delay is probably not needed.
- 3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns \pm 40 ns and 40 ns \pm 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
- 5. The frequency of RX_CLK should not exceed the frequency of GTX_CLK125 by more than 300 ppm.

This figure shows the RGMII AC timing and multiplexing diagrams.

Figure 21. RGMII AC Timing and Multiplexing Diagrams

2.11.4 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-Coupled serial link from the dedicated SerDes interface of P1020 as shown in [Figure 23,](#page-62-0) where C_{TX} is the external (on board) AC-Coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50-Ω output impedance. Each input of the SerDes receiver differential pair features 50-Ω on-die termination to SGND_SRDS. The reference circuit of the SerDes transmitter and receiver is shown in [Figure 52.](#page-95-0)

2.11.4.1 SGMII DC Electrical Characteristics

This section discusses the electrical characteristics for the SGMII interface.

2.11.4.1.1 DC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

The characteristics and DC requirements of the separate SerDes reference clock are described in [Section 2.20.2.2, "DC Level](#page-92-0) [Requirement for SerDes Reference Clocks](#page-92-0)."

2.11.4.1.2 SGMII Transmit DC Timing Specifications

This table describe the SGMII SerDes transmitter AC-Coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD*n*_TX[n] and SD*n*_TX[n]) as shown in [Figure 23](#page-62-0).

Table 40. SGMII DC Transmitter Electrical Characteristics

For recommended operating conditions, see [Table 3.](#page-32-0)

Note:

- 1. This will not align to DC-coupled SGMII.
- 2. |V_{OD}| = |V_{SD2_TXn} V_{SD2_TXn}|. |V_{OD}| is also referred as output differential peak voltage. V_{TX-DIFFp-p} = 2*|V_{OD}|_.

3. The $|V_{\rm OD}|$ value shown in the table assumes the following transmit equalization setting in the XMITEQ**AB** (for SerDes lanes A & B) or XMITEQ**EF** (for SerDes lanes E & E) bit field of the SerDes 2 control register:

- The MSbit (bit 0) of the above bit field is set to zero (selecting the full $V_{DD-DIFF-D-D}$ amplitude power up default);
- The LSbits (bit [1:3]) of the above bit field is set based on the equalization setting shown in table.
- 4. The $|V_{OD}|$ value shown in the Typ column is based on the condition of $XV_{DD_SRDS2\text{-}\frac{T}{Y}}=1.0$ V, no common mode offset variation, SerDes transmitter is terminated with 100-Ω differential load between SD_TX[n] and SD_TX[n].

Figure 22. 4-Wire AC-Coupled SGMII Serial Link Connection Example

Figure 23. SGMII Transmitter DC Measurement Circuit

2.11.4.1.3 SGMII DC Receiver Timing Specification

This table lists the SGMII DC receiver electrical characteristics. Source synchronous clocking is not supported. Clock is recovered from the data.

Table 41. SGMII DC Receiver Electrical Characteristics⁵

For recommended operating conditions, see [Table 3.](#page-32-0)

Note:

- 1. Input must be externally AC-coupled.
- 2. $V_{RX\ DIFFp-p}$ is also referred to as peak-to-peak input differential voltage.
- 3. The concept of this parameter is equivalent to the Electrical Idle Detect Threshold parameter in PCI Express. Refer to the PCI Express Differential Receiver (RX) Input Specifications section for further explanation.
- 4. The LSTS shown in the table refers to the EIC2[0:2] or EIC3[0:2] bit field of the GUTS_SRDSCR4 register, depending on the SerDes lane usage

2.11.4.2 SGMII AC Timing Specifications

This section describes the AC timing specifications for the SGMII interface.

2.11.4.2.1 AC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

Note that the SGMII clock requirements for SD_REF_CLK and $\overline{SD_REF_CLK}$ are intended to be used within the clocking guidelines specified by [Section 2.20.2.3, "AC Requirements for SerDes Reference Clocks.](#page-93-0)"

2.11.4.2.2 SGMII Transmit AC Timing Specifications

This table provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

Table 42. SGMII Transmit AC Timing Specifications

At recommended operating conditions with $XV_{DD-SRDS} = 1.0 V \pm 50$ mV

Table 42. SGMII Transmit AC Timing Specifications (continued)

At recommended operating conditions with $XV_{DD-SRDS} = 1.0 V \pm 50$ mV

Notes:

- 1. Each UI is 800 ps \pm 100 ppm.
- 2. See [Figure 25](#page-65-0) for single frequency sinusoidal jitter limits.
- 3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter outputs.

2.11.4.2.3 SGMII AC Measurement details

Transmitter and receiver AC characteristics are measured at the transmitter outputs $(SD_TX[n]$ and $\overline{SD_TX}[n]$) or at the receiver inputs $(SD_RX[n]$ and $\overline{SD_RX}[n]$ as depicted in this figure, respectively.

Figure 24. SGMII AC Test/Measurement Load

2.11.4.2.4 SGMII Receiver AC Timing Specifications

This table provides the SGMII receive AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

Table 43. SGMII Receive AC Timing Specifications

At recommended operating conditions with XV_{DD $SRDS2} = 1.0V \pm 50$ mV

Notes:

1. Measured at receiver.

2. Refer to RapidIOTM $1 \times 4 \times$ LP Serial Physical Layer Specification for interpretation of jitter specifications.

3. Each UI is $800 \text{ ps } \pm 100 \text{ ppm}$.

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of this figure.

Figure 25. Single Frequency Sinusoidal Jitter Limits

2.11.5 MII Management

2.11.5.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V and 2.5 V. The DC electrical characteristics for MDIO and MDC are provided in the following tables.

Table 44. MII Management DC Electrical Characteristics

At recommended operating conditions with $LV_{DD} = 3.3$ V

Table 44. MII Management DC Electrical Characteristics (continued)

At recommended operating conditions with $LV_{DD} = 3.3$ V

Note:

1. Note that the symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in [Table 2](#page-30-0) and [Table 3](#page-32-0).

Table 45. MII Management DC Electrical Characteristics

At recommended operating conditions with $LV_{DD} = 2.5$ V

Notes:

1. EC1_MDC and EC1_MDIO operate on LV_{DD}.

2. Note that the symbol V_{IN} , in this case, represents the LV_{IN} and TV_{IN} symbols referenced in [Table 3](#page-32-0).

2.11.5.1.1 MII Management AC Electrical Specifications

This table provides the MII management AC timing specifications.

Table 46. MII Management AC Timing Specifications

Notes:

1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for} inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{MDKHDX} symbolizes} management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

- 2. This parameter is dependent on the platform clock frequency (MIIMCFG [MgmtClk] field determines the clock frequency of the MgmtClk Clock EC_MDC).
- 3. This parameter is dependent on the platform clock frequency. The delay is equal to 16 platform clock periods ±3 ns. For example, with a platform clock of 333 MHz, the min/max delay is 48 ns \pm 3 ns. Similarly, if the platform clock is 400 MHz, the min/max delay is 40 ns \pm 3 ns.
- 4. $t_{\text{plb~clk}}$ is the platform (CCB) clock.

This figure shows the MII management interface timing diagram.

Figure 26. MII Management Interface Timing Diagram

2.11.6 eTSEC IEEE Std 1588™ Timing Specifications

2.11.6.1 eTSEC IEEE Std 1588 DC Electrical Characteristics

This table shows eTSEC IEEE Std 1588 DC electrical characteristics when operating at $LV_{DD} = 3.3$ V supply.

Table 47. eTSEC IEEE 1588 DC Electrical Characteristics (LV_{DD} = 3.3 V)

For recommended operating conditions with $LV_{DD} = 3.3$ V.

Table 47. eTSEC IEEE 1588 DC Electrical Characteristics (LV_{DD} = 3.3 V) (continued)

For recommended operating conditions with $LV_{DD} = 3.3$ V.

Note:

1. Note that the symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in [Table 2](#page-30-0) and [Table 3.](#page-32-0)

2. The min V_{IL} and max V_{IH} values are based on the respective LV_{IN} values found in [Table 3](#page-32-0).

This table shows the IEEE 1588 DC electrical characteristics when operating at $LV_{DD} = 2.5$ V supply.

Table 48. eTSEC IEEE 1588 DC Electrical Characteristics (LV_{DD} = 2.5 V)

For recommended operating conditions with $LV_{DD} = 2.5$ V

Note:

1. The min V_{IL}and max V_{IH} values are based on the respective min and max LV_{IN} values found in [Table 3.](#page-32-0)

2. The symbol V_{IN} , in this case, represents the LV_{IN} symbols referenced in [Table 2](#page-30-0) and [Table 3](#page-32-0).

2.11.6.2 eTSEC IEEE 1588 AC Specifications

This table provides the IEEE 1588 AC timing specifications.

Table 49. eTSEC IEEE 1588 AC Timing Specifications

For recommended operating conditions, see [Table 3](#page-32-0).

Table 49. eTSEC IEEE 1588 AC Timing Specifications (continued)

For recommended operating conditions, see Table 3.

Note:

- 1. T_{RX, CLK} is the max clock period of eTSEC receiving clock selected by TMR_CTRL[CKSEL]. See the *P1020 QorIQ Integrated Processor Reference Manual* for a description of TMR_CTRL registers.
- 2. It needs to be at least two times the clock period of the clock selected by TMR_CTRL[CKSEL]. See the *P1020 QorIQ Integrated Processor Reference Manual* for a description of TMR_CTRL registers.
- 3. The maximum value of $t_{T1588CLK}$ is not only defined by the value of T_{RX_CLK}, but also defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the maximum value of $t_{T1588CLK}$ will be 2800, 280, and 56 ns respectively.

This figure shows the data and command output AC timing diagram.

Note: The output delay is counted starting at the rising edge if t_{T1588CLKOUT} is non inverting. Otherwise, it is counted starting at the falling edge.

Figure 27. eTSEC IEEE 1588 Output AC Timing

This figure shows the data and command input AC timing diagram.

Figure 28. eTSEC IEEE 1588 Input AC Timing

2.12 USB

This section provides the AC and DC electrical specifications for the USB and USB2 interfaces of the P1020. USB2 is muxed with eLBC interface while USB is not muxed except USB_PCTL0 and USB_PCTL1. Both the interfaces USB and USB2 will be referred as USB in this section as they share the same AC and DC characteristics.

2.12.1 USB DC Electrical Characteristics

The following tables provides the DC electrical characteristics for the USB interface.

Table 50. USB DC Electrical Characteristics (CV_{DD} = 3.3 V)

For recommended operating conditions, see [Table 3.](#page-32-0)

Note:

1. Note that the min V_{IL} and max V_{IH} values are based on the respective min and max CV_{IN} values found in [Table 3](#page-32-0).

2. Note that the symbol CV_{IN} represents the input voltage of the supply. It is referenced in [Table 3](#page-32-0).

Notes:

1. The min V_{IL}and max V_{IH} values are based on the respective min and max CV_{IN} values found in [Table 3](#page-32-0).

2. The symbol V_{IN} , in this case, represents the CV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating [Conditions](#page-32-1)."

3. Not applicable for open drain signals.

Table 52. USB DC Electrical Characteristics (CV_{DD} = 1.8V)

Notes:

1. The min V_{IL}and max V_{IH} values are based on the respective min and max CV_{IN} values found in [Table 3](#page-32-0).

- 2. The symbol V_{IN}, in this case, represents the CV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating [Conditions](#page-32-1)."
- 3. Not applicable for open drain signals.

2.12.2 USB AC Electrical Specifications

This table describes the general timing parameters of the USB interface.

Table 53. USB General Timing Parameters

For recommended operating conditions, see [Table 3](#page-32-0)

Notes:

1. The symbols for timing specifications follow the pattern of t_{(First two letters of functional block)(signal)(state) (reference)(state) for inputs} and t_{(First two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{USIXKH} symbolizes USB timing (US)} for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H) . Also, t_{USKHOX} symbolizes USB timing (US) for the USB clock reference (K) to go high (H) with respect to the output (O) going invalid (X) or output hold time.

- 2. All timings are in reference to USB clock.
- 3. All signals are measured from CV_{DD}/2 of the rising edge of the USB clock to 0.4 \times CV_{DD} of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.
- 6. When switching the data pins from outputs to inputs using the USBn_DIR pin, the output timings will be violated on that cycle because the output buffers are tristated asynchronously. This should not be a problem, because the PHY should not be functionally looking at these signals on that cycle as per ULPI specifications.
These figures provide the AC test load and signals for the USB, respectively.

This table provides the USB clock input (USB_CLK_IN) AC timing specifications.

2.13 Enhanced Local Bus

This section describes the DC and AC electrical specifications for the enhanced local bus interface.

2.13.1 Enhanced Local Bus DC Electrical Characteristics

This table provides the DC electrical characteristics for the enhanced local bus interface operating at $BV_{DD} = 3.3$ V DC.

Table 55. Enhanced Local Bus DC Electrical Characteristics (3.3 V DC)

For recommended operating conditions, see [Table 3.](#page-32-0)

Note:

1. The min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in [Table 3.](#page-32-0)

2. The symbol V_{IN} , in this case, represents the BV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating [Conditions](#page-32-1)."

This table provides the DC electrical characteristics for the enhanced local bus interface when operating at $BV_{DD} = 2.5 V DC$.

Table 56. Enhanced Local Bus DC Electrical Characteristics (2.5 V DC)

For recommended operating conditions, see [Table 3](#page-32-0)

Note:

1. The min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in [Table 3](#page-32-0).

2. The symbol V_{IN} , in this case, represents the BV_{IN} symbol referenced in Section 2.1.2, "Recommended Operating [Conditions.](#page-32-1)"

This table provides the DC electrical characteristics for the enhanced local bus interface when operating at $BV_{DD} = 1.8 V DC$.

Table 57. Enhanced Local Bus DC Electrical Characteristics (1.8 V DC)

For recommended operating conditions, see [Table 3.](#page-32-0)

Note:

1. The min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in [Table 3](#page-32-0).

2. The symbol VIN, in this case, represents the BVIN symbol referenced in [Section 2.1.2, "Recommended Operating](#page-32-1) [Conditions.](#page-32-1)"

2.13.2 Enhanced Local Bus AC Electrical Specifications

2.13.2.1 Test Condition

This figure provides the AC test load for the enhanced local bus.

Figure 31. Enhanced Local Bus AC Test Load

2.13.2.2 Local Bus AC Timing Specifications for PLL Bypass Mode

All output signal timings are relative to the falling edge of any LCLKs for PLL bypass mode. The external circuit must use the rising edge of the LCLKs to latch the data.

All input timings except LGTA/LUPWAIT/LFRB are relative to the rising edge of LCLKs. LGTA/LUPWAIT/LFRB are relative to the falling edge of LCLKs.

This table describes the timing specifications of the local bus interface for PLL bypass mode.

Table 58. Enhanced Local Bus Timing Specifications (BV_{DD} = 3.3 V, 2.5 V, and 1.8 V)—PLL Bypass Mode

For recommended operating conditions, see [Table 3](#page-32-0).

Note:

1. All signals are measured from $BV_{DD}/2$ of rising/falling edge of LCLK to $BV_{DD}/2$ of the signal in question.

2. Skew measured between different LCLK signals at $BV_{DD}/2$.

3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

4. t_{LBONOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. t_{LBONOT} is determined by LBCR[AHD]. The unit is the eLBC controller clock cycle, which is the internal clock that runs the local bus controller, not the external LCLK. LCLK cycle = eLBC controller clock cycle × LCRR[CLKDIV]. After power on reset, LBCR[AHD] defaults to 0 and eLBC runs at maximum hold time.

5. Output hold is negative. This means that output transition happens earlier than the falling edge of LCLK.

This figure shows the AC timing diagram for PLL bypass mode.

Figure 32. Enhanced Local Bus Signals (PLL Bypass Mode)

This figure applies to all three controllers that eLBC supports: GPCM, UPM, and FCM.

For input signals, the AC timing data is used directly for all three controllers.

For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay. For example, for GPCM, LCS can be programmed to delay by t_{acs} (0, 1/4, 1/2, 1, 1 + 1/4, 1 + 1/2, 2, 3 cycles), so the final delay is $t_{\text{acs}} + t_{\text{LBKLOV}}$.

This figure shows how the AC timing diagram applies to GPCM in PLL bypass mode. The same principle applies to UPM and FCM.

 1 t_{addr} is programmable and determined by LCRR[EADC] and ORx[EAD].

2 t_{arcs}, t_{awcs}, t_{aoe}, t_{rc}, t_{oen}, t_{awe}, t_{wc}, t_{wen} are determined by ORx. See the P1020 reference manual.

Figure 33. GPCM Output Timing Diagram (PLL Bypass Mode)

2.14 Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface.

2.14.1 eSDHC DC Electrical Characteristics

This table provides the DC electrical characteristics for the eSDHC interface.

Table 59. eSDHC Interface DC Electrical Characteristics

At recommended operating conditions with $CV_{DD} = 3.3 V$

Table 59. eSDHC Interface DC Electrical Characteristics (continued)

At recommended operating conditions with $CV_{DD} = 3.3 V$

Note:

1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max CV_{IN} values found in [Figure 3](#page-32-0).

2. Open drain mode for MMC cards only.

2.14.2 eSDHC AC Timing Specifications

This table provides the eSDHC AC timing specifications as defined in [Figure 35](#page-79-0).

Table 60. eSDHC AC Timing Specifications

At recommended operating conditions with $CV_{DD} = 3.3 V$

Note:

- 1. The symbols used for timing specifications herein follow the pattern of t_{(first three letters of functional block)(signal)(state)} (reference)(state) for inputs and t_{(first three letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{FHSKHOV} symbolizes eSDHC high speed mode device timing (SHS) clock reference (K) going to the high (H) state, with respect to the output (O) reaching the invalid state (X) or output hold time. Note that, in general, the clock reference symbol representation is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. In full speed mode, clock frequency value can be 0–25 MHz for a SD/SDIO card and 0–20 MHz for a MMC card. In high speed mode, clock frequency value can be 0–50 MHz for a SD/SDIO card and 0–52 MHz for a MMC card.
- 3. To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.
- 4. $C_{CARD} \le 10$ pF, (1 card), and $C_L = C_{BUS} + C_{HOST} + C_{CARD} \le 40$ pF

This figure provides the eSDHC clock input timing diagram.

Figure 34. eSDHC Clock Input Timing Diagram

This figure provides the data and command input/output timing diagram.

VM = Midpoint Voltage ($\text{OV}_{\text{DD}}(2)$)

Figure 35. eSDHC Data and Command Input/Output Timing Diagram Referenced to Clock

2.15 Programmable Interrupt Controller (PIC) Specifications

This section describes the DC and AC electrical specifications for PIC.

2.15.1 PIC DC Electrical Characteristics

This table provides the DC electrical characteristics for the PIC interface.

Table 61. PIC DC Electrical Characteristics

For recommended operating conditions, see [Table 3.](#page-32-0)

Table 61. PIC DC Electrical Characteristics (continued)

For recommended operating conditions, see Table 3.

Note:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in [Table 3](#page-32-0).
- 2. Note that the symbol OV_{IN} represents the input voltage of the supply. It is referenced in [Table 3](#page-32-0).

2.15.2 PIC AC Timing Specifications

This table provides the PIC input and output AC timing specifications.

Table 62. PIC Input AC Timing Specifications

For recommended operating conditions, see [Table 3](#page-32-0)

Note:

1. PIC inputs and outputs are asynchronous to any visible clock. PIC outputs should be synchronized before use by any external synchronous logic. PIC inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation when working in edge-triggered mode.

2.16 JTAG

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the P1020.

2.16.1 JTAG DC Electrical Characteristics

This table provides the JTAG DC electrical characteristics.

Table 63. JTAG DC Electrical Characteristics

For recommended operating conditions, see [Table 3.](#page-32-0)

Note:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in [Table 3](#page-32-0).
- 2. Note that the symbol OV_{IN} represents the input voltage of the supply. It is referenced in [Table 3](#page-32-0).

2.16.2 JTAG AC Timing Specifications

This table provides the JTAG AC timing specifications as defined in [Figure 36](#page-81-0) through [Figure 39](#page-82-0).

For recommended operating conditions see [Table 3.](#page-32-0)

Notes:

- 1. The symbols used for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)(reference)(state) for} inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{JTDVKH} symbolizes JTAG} device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that in general, the clock reference symbol representation is based on three letters representing the clock of a SerDes Transmitter particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 3. All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

This figure provides the AC test load for TDO and the boundary-scan outputs.

Figure 36. AC Test Load for the JTAG Interface

This figure provides the JTAG clock input timing diagram.

Figure 37. JTAG Clock Input Timing Diagram

This figure provides the TRST timing diagram.

This figure provides the boundary-scan timing diagram.

 $VM = Midpoint Voltage (OV_{DD}/2)$

Figure 39. Boundary-Scan Timing Diagram

2.17 I2C

This section describes the DC and AC electrical characteristics for the $I²C$ interfaces.

2.17.1 I2C DC Electrical Characteristics

This table provides the DC electrical characteristics for the $I²C$ interfaces.

Table 65. I2C DC Electrical Characteristics

For recommended operating conditions, see [Table 3.](#page-32-0)

Table 65. I2C DC Electrical Characteristics (continued)

For recommended operating conditions, see Table 3.

Notes:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in [Table 3.](#page-32-0)
- 2. Output voltage (open drain or open collector) condition = 3 mA sink current.
- 3. Refer to the *P1020 QorIQ Integrated Processor Reference Manual* for information on the digital filter used.
- 4. I/O pins will obstruct the SDA and SCL lines if $\textsf{OV}_{\textsf{DD}}$ is switched off.

2.17.2 I2C AC Electrical Specifications

This table provides the AC timing parameters for the $I²C$ interfaces.

Table 66. I2C AC Electrical Specifications

For recommended operating conditions see [Table 3](#page-32-0). All values refer to V_{H} (min) and V_{L} (max) levels (see [Table 65](#page-82-1)).

Table 66. I2C AC Electrical Specifications (continued)

For recommended operating conditions see Table 3. All values refer to V_{IH} (min) and V_{IL} (max) levels (see Table 65).

Note:

- 1. The symbols used for timing specifications herein follow the pattern t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{I2DVKH} symbolizes I²C timing} (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time. Also, t_{I2SXKL} symbolizes I²C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the t_{12C} clock reference (K) going to the low (L) state or hold time. Also, t_{12PVKH} symbolizes I²C timing (I2) for the time that the data with respect to the STOP condition (P) reaches the valid state (V) relative to the t_{12C} clock reference (K) going to the high (H) state or setup time.
- 2. The requirements for I²C frequency calculation must be followed. Refer to Freescale application note AN2919, "Determining the I²C Frequency Divider Ratio for SCL."
- 3. As a transmitter, the processor provides a delay time of at least 300 ns for the SDA signal (referred to as the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the processor acts as the I²C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the device does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If under some rare condition, the 300 ns SDA output delay time is required for the processor as transmitter, refer to AN2919, "Determining the I²C Frequency Divider Ratio for SCL."
- 4. The maximum t_{I2OVKL} only must be met if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal.

This figure provides the AC test load for the $I²C$.

Figure 40. I2C AC Test Load

This figure shows the AC timing diagram for the I^2C bus.

Figure 41. I2C Bus AC Timing Diagram

2.18 GPIO

This section describes the DC and AC electrical specifications for the GPIO interface.

2.18.1 GPIO DC Electrical Characteristics

This table provides the DC electrical characteristics for the GPIO interface powered by $\rm OV_{DD}$.

Table 67. GPIO[0:7] DC Electrical Characteristics

For recommended operating conditions, see [Table 3.](#page-32-0)

Note:

- 1. Note that the min V_{IL}and max V_{IH} values are based on the min and max OV_{IN} respective values found in [Table 3.](#page-32-0)
- 2. Note that the symbol OV_{IN} represents the input voltage of the supply. It is referenced in [Table 3.](#page-32-0)

This table provides the DC electrical characteristics for the GPIO interface powered by BV_{DD} when operating from 3.3 V supply.

Table 68. GPIO[8:15] DC Electrical Characteristics (3.3 V)

For recommended operating conditions, see [Table 3](#page-32-0).

Note:

1. Note that the min V_{IL}and max V_{IH} values are based on the min and max BV_{IN} respective values found in [Table 3](#page-32-0).

2. Note that the symbol BV_{IN} represents the input voltage of the supply. It is referenced in [Table 3](#page-32-0).

This table provides the DC electrical characteristics for the GPIO interface powered by BV_{DD} when operating from 2.5 V supply.

Table 69. GPIO[8:15] DC Electrical Characteristics (2.5 V)

For recommended operating conditions, see [Table 3](#page-32-0).

Note:

1. Note that the min V_{IL}and max V_{IH} values are based on the min and max BV_{IN} respective values found in [Table 3](#page-32-0).

2. Note that the symbol BV_{IN} represents the input voltage of the supply. It is referenced in [Table 3](#page-32-0).

This table provides the DC electrical characteristics for the GPIO interface powered by BV_{DD} when operating from 1.8 V supply.

Table 70. GPIO[8:15] DC Electrical Characteristics (1.8 V)

For recommended operating conditions, see [Table 3.](#page-32-0)

Note:

1. Note that the min V_{IL}and max V_{IH} values are based on the min and max BV_{IN} respective values found in [Table 3.](#page-32-0)

2. Note that the symbol BV_{IN} represents the input voltage of the supply. It is referenced in [Table 3.](#page-32-0)

2.18.2 GPIO AC Timing Specifications

This table provides the GPIO input and output AC timing specifications.

Table 71. GPIO Input AC Timing Specifications

For recommended operating conditions, see [Table 3.](#page-32-0)

Notes:

1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} to ensure proper operation.

This figure provides the AC test load for the GPIO.

Figure 42. GPIO AC Test Load

2.19 TDM

This section describes the DC and AC electrical specifications for the TDM.

2.19.1 TDM DC Electrical Characteristics

This table provides the DC electrical characteristics TDM.

Table 72. TDM DC Electrical Characteristics

For recommended operating conditions, see [Table 3](#page-32-0).

Note:

1. Note that the min V_{IL}and max V_{IH} values are based on the min and max BV_{IN} respective values found in [Table 3](#page-32-0). 2. Note that the symbol BV_{IN} represents the input voltage of the supply. It is referenced in [Table 3](#page-32-0).

2.19.2 TDM AC Electrical Characteristics

This table provides input and output AC timing specifications for TDM interface.

Table 73. TDM AC Timing specifications

Notes:

1. The symbols used for timing specifications herein follow the pattern of $t_{\text{(first two letters of functional block)(signal)(state)}}$ (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{TDMIVKH}} symbolizes TDM timing (DM) with respect to the time the input signals (I) reach the valid state (V) relative to the TDM Clock, t_{TC} , reference (K) going to the high (H) state or setup time. Also, output signals (O), hold (X).

2. Output values are based on 30 pF capacitive load.

3. Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. TDMxTCK and TDMxRCK are shown using the rising edge.

This figure shows the TDM receive signal timing.

This figure shows the TDM transmit signal timing.

Figure 44. TDM Transmit Signals

2.20 High-Speed Serial Interfaces (HSSI)

The P1020 features one Serializer/Deserializer (SerDes) interfaces to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express data transfers and for SGMII application.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

2.20.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

[Figure 45](#page-90-0) shows how the signals are defined. For illustration purpose, only one SerDes lane is used for description. The figure shows a waveform for either a transmitter output (SD*n*_TX and SD*n*_TX) or a receiver input (SD*n*_RX and SD*n*_RX). Each signal swings between A volts and B volts where $A > B$.

Using this waveform, the definitions are as follows. To simplify illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

• Single-Ended Swing

The transmitter output signals and the receiver input signals SD*n*_TX, SD*n*_TX, SD*n*_RX and SD*n*_RX each have a peak-to-peak swing of A – B volts. This is also referred as each signal wire's Single-Ended Swing.

- **Differential Output Voltage, V_{OD}** (or Differential Output Swing): The Differential Output Voltage (or Swing) of the transmitter, V_{OD}, is defined as the difference of the two complimentary output voltages: $V_{SDn_TX} - V_{\overline{SDn_TX}}$. The V_{OD} value can be either positive or negative.
- **Differential Input Voltage, V_{ID} (or Differential Input Swing):** The Differential Input Voltage (or Swing) of the receiver, V_{ID} , is defined as the difference of the two complimentary input voltages: $V_{SDn_RX} - V_{SDn_RX}$. The V_{ID} value can be either positive or negative.

Differential Peak Voltage, V_{DIFF}

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak Voltage, $V_{\text{DIFF}} = |A - B|$ Volts.

Differential Peak-to-Peak, $V_{\text{DIFF-n}}$

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from $A - B$ to $-(A - B)$ Volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak-to-Peak Voltage, $V_{\text{DIFFp-p}} = 2 \times V_{\text{DIFFp}} = 2 \times |(A - B)|$ Volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$.

• Differential Waveform

The differential waveform is constructed by subtracting the inverting signal (SDn_TX, for example) from the non-inverting signal (SDn_TX, for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. Refer to [Figure 45](#page-90-0) as an example for differential waveform.

Common Mode Voltage, V_{cm}

The Common Mode Voltage is equal to one half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output, V_{cm} out = (VSD*n*_TX + VSD*n*_TX)/2 = (A + B) / 2, which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may even be different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset occasionally.

To illustrate these definitions using real values, consider the case of a CML (Current Mode Logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and \overline{TD} , has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or \overline{TD}) is 500 mV p-p, which is referred as the single-ended swing for each signal. In this example, since the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV, in other words, V_{OD} is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage (V_{DIFFp}) is 500 mV. The peak-to-peak differential voltage (V_{DIFFp-p}) is 1000 mV p-p.

2.20.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clock inputs are SD_REF_CLK and SD_REF_CLK for PCI Express and SGMII interface.

The following sections describe the SerDes reference clock requirements and some application information.

2.20.2.1 SerDes Reference Clock Receiver Characteristics

This figure shows a receiver reference diagram of the SerDes reference clocks.

Figure 46. Receiver of SerDes Reference Clocks

The characteristics of the clock signals are as follows:

- The supply voltage requirements for $XV_{DD-RDSS2}$ are specified in [Table 2](#page-30-0) and [Table 3.](#page-32-0)
- SerDes reference clock receiver reference circuit structure
	- The SD_REF_CLK and SD_REF_CLK are internally AC-coupled differential inputs as shown in [Figure 46.](#page-91-0) Each differential clock input (SD_REF_CLK or $\overline{SD_REF_CLK}$) has a 50- Ω termination to SGND_SRDS followed by on-chip AC-coupling.
	- The external reference clock driver must be able to drive this termination.
	- The SerDes reference clock input can be either differential or single-ended. Refer to the differential mode and single-ended mode descriptions in [Section 2.20.2.2, "DC Level Requirement for SerDes Reference Clocks,](#page-92-0)" for requirements.
- The maximum average current requirement that also determines the common mode voltage range.
	- When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA (refer to the following bullet for more detail), since the input is AC-coupled on-chip.
	- This current limitation sets the maximum common mode input voltage to be less than 0.4 V (0.4 V \div 50 = 8 mA) while the minimum common mode input level is 0.1 V above SGND SRDS. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 mA to 16 mA $(0-0.8 \text{ V})$, such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
	- If the device driving the SD_REF_CLK and SD_REF_CLK inputs cannot drive 50 Ω to SGND_SRDS DC, or it exceeds the maximum input current limitations, then it must be AC-coupled off-chip.

2.20.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

- **Differential Mode**
	- The input amplitude of the differential clock must be between 400 mV and 1600 mV differential peak-peak (or between 200 mV and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
	- For **external DC-coupled** connection, as described in [Section 2.20.2.1, "SerDes Reference Clock Receiver](#page-91-1) [Characteristics](#page-91-1)," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 mV and 400 mV. [Figure 47](#page-92-1) shows the SerDes reference clock input requirement for DC-coupled connection scheme.
	- For **external AC-coupled** connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND_SRDS. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND_SRDS). [Figure 48](#page-92-2) shows the SerDes reference clock input requirement for AC-coupled connection scheme.

• Single-ended Mode

- The reference clock can also be single ended. The SD_REF_CLK input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from V_{MIN} to V_{MAX}) with $\overline{SD_REF_CLK}$ either left unconnected or tied to ground.
- The SD_REF_CLK input average voltage must be between 200 and 400 mV. [Figure 49](#page-93-0) shows the SerDes reference clock input requirement for single-ended signaling mode.
- To meet the input amplitude requirement, the reference clock inputs might need to be DC or AC coupled externally. For the best noise performance, the reference of the clock could be DC or AC coupled into the unused phase (SD_REF_CLK) through the same source impedance as the clock input (SD_REF_CLK) in use.

2.20.2.3 AC Requirements for SerDes Reference Clocks

This table lists AC requirements for the PCI Express and SGMII SerDes reference clocks to be guaranteed by the customer's application design.

Table 74. SD_REF_CLK and SD_REF_CLK Input Clock Requirements (continued)

Parameter	Symbol	Min	Typical	Max	Unit	Notes
SD_REF_CLK/ SD_REF_CLK rising/falling edge rate	t _{CLKRR} /t _{CLKFR}				V/ns	◡

Notes:

- 1. Only 100/125 have been tested, other in between values will not work correctly with the rest of the system.
- 2. Limits from PCI Express CEM Rev 2.0.
- 3. Measured from –200 mV to +200 mV on the differential waveform (derived from SD*n*_REF_CLK minus SD*n*_REF_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See [Figure 50](#page-94-3).
- 4. Measurement taken from differential waveform.
- 5. Measurement taken from single-ended waveform.
- 6. Matching applies to rising edge for SD*n*_REF_CLK and falling edge rate for SD*n*_REF_CLK. It is measured using a 200 mV window centered on the median cross point where SD*n*_REF_CLK rising meets SD*n*_REF_CLK falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD*n*_REF_CLK should be compared to the fall edge rate of SD*n*_REF_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See [Figure 51.](#page-94-4)

Figure 50. Differential Measurement Points for Rise and Fall Time

Figure 51. Single-Ended Measurement Points for Rise and Fall Time Matching

2.20.2.4 SerDes Transmitter and Receiver Reference Circuits

This figure shows the reference circuits for SerDes data lane's transmitter and receiver.

Figure 52. SerDes Transmitter and Receiver Reference Circuits

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below (PCI Express, Serial Rapid IO or SGMII) in this document based on the application usage:

- Section 2.11.4, "SGMII Interface Electrical Characteristics"
- • [Section 2.21, "PCI Express](#page-95-0)"

Note that an external AC-coupling capacitor is required for the above three serial transmission protocols per the protocol's standard requirements.

2.21 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus.

2.21.1 PCI Express DC Requirements for PCI Express SD_REF_CLK and SD_REF_CLK

For more information, see [Section 2.20.2.2, "DC Level Requirement for SerDes Reference Clocks](#page-92-0)."

2.21.2 PCI Express DC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

2.21.2.1 PCI Express DC Physical Layer Transmitter Specifications

This section discusses PCI Express DC physical layer transmitter specifications for 2.5 Gb/s.

This table defines the PCI Express (2.5 Gb/s) DC specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

Symbol	Parameter	Min	Typical	Max	Units	Comments
V _{TX-DIFFp-p}	Differential Peak-to-Peak Output Voltage	800	1000	1200	mV	$V_{TX-DIFFp-p} = 2 \times V_{TX-D+} - V_{TX-D-} $ See Note 1.
V _{TX-DE-RATIO}	De-emphasized Differential Output Voltage (Ratio)	3.0	3.5	4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and follow- ing bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 1.
Z _{TX-DIFF-DC}	DC Differential TX Imped- ance	80	100	120	Ω	TX DC Differential mode low Impedance
Z _{TX-DC}	Transmitter DC Impedance	40	50	60	Ω	Required TX D+ as well as D- DC impedance during all states

Table 75. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output DC Specifications

Note:

1. Specified at the measurement point into a timing and voltage compliance test load as shown in [Figure 53](#page-99-0) and measured over any 250 consecutive TX UIs.

2.21.2.2 PCI Express DC Physical Layer Receiver Specifications

This section discusses PCI Express DC physical layer receiver specifications for 2.5 Gb/s.

This table defines the PCI Express (2.5 Gb/s) DC specifications for the differential output at all receivers (RXs). The parameters are specified at the component pins.

Symbol	Parameter	Min	Typical	Max	Units	Comments
V _{RX-DIFFp-p}	Differential Input Peak-to-Peak Voltage	175		1200	mV	$V_{RX-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $ See Note 1.
ZRX-DIFF-DC	DC Differential Input Impedance	80	100	120	Ω	RX DC differential mode impedance. See Note 2
$Z_{\text{RX-DC}}$	DC Input Impedance	40	50	60	Ω	Required RX D+ as well as D- DC impedance $(50 \pm 20\%$ tolerance). See Notes 1 and 2.
$Z_{RX\text{-HIGH-IMP-DC}}$	Powered Down DC Input Impedance	50 k			Ω	Required RX D+ as well as D- DC impedance when the receiver terminations do not have power. See Note 3.
V _{RX-IDLE-DET-DIFFp-p}	Electrical Idle Detect Threshold	65		175	mV	$V_{RX-IDLE-DET-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $ Measured at the package pins of the receiver

Table 76. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input DC Specifications

Notes:

1. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in [Figure 53](#page-99-0) should be used as the RX device when taking measurements. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.

- 2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 3. The RX DC common mode Impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the Receiver Detect circuit will not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.

2.21.3 PCI Express AC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

2.21.3.1 PCI Express AC Physical Layer Transmitter Specifications

This section discusses the PCI Express AC physical layer transmitter specifications for 2.5Gb/s.

This table defines the PCI Express (2.5Gb/s) AC specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in [Figure 53](#page-99-0) and measured over any 250 consecutive TX UIs.
- 3. A T_{TX-FYF} = 0.70 UI provides for a total sum of deterministic and random jitter budget of $T_{TX-JITTER\text{-}MAX}$ = 0.30 UI for the Transmitter collected over any 250 consecutive TX UIs. The $T_{TX-EYE-MEDIAN-to-MAX-JITTER}$ median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. SerDes transmitter does not have CTX built-in. An external AC-coupling capacitor is required.

2.21.3.2 PCI Express AC Physical Layer Receiver Specifications

This section discusses the PCI Express AC physical layer receiver specifications for 2.5 Gb/s.

This table defines the AC specifications for the PCI Express (2.5 Gb/s) differential input at all receivers (RXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 78. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input AC Specifications (continued)

Symbol	Parameter	Min	Typical	Max	Units	Comments
RX-EYE-MEDIAN-to- MAX-JITTER	Maximum time between the jitter median and maximum devia- tion from the median.			0.3	UI	Jitter is defined as the measurement variation of the crossing points ($V_{RX\text{-}DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calcu- llated over 3500 consecutive unit intervals of sam- ple data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2, 3 and 4.

Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in [Figure 53](#page-99-0) should be used as the RX device when taking measurements. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 3. A $T_{RX-FYF} = 0.40$ UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 4. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

2.21.3.3 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in this figure.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D– not being exactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point is located, the measurement point is assumed to be the D+ and D– package pins.

Figure 53. Compliance Test/Measurement Load

3 Thermal

This section describes the thermal specifications.

3.1 Thermal Characteristics

This table provides the package thermal characteristics.

Table 79. Package Thermal Characteristics

Notes

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-2 and JESD51-6 with the board (JESD51-9) horizontal.

3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

4. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

5. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

3.2 Temperature Diode

The device have a thermal diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as On Semiconductor, NCT1008™). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment.

The following are the specifications of the P1020 on-board temperature diode:

Operating range: $10 - 230$ μ A

Ideality factor over $13.5 - 220 \mu$ A; n = 1.006 \pm 0.008

4 Package Information

This section provides the package parameters and ordering information.

4.1 Package Parameters for the P1020 WB-TePBGA II

The package parameters are provided in the following list. The package type is $31 \text{ mm} \times 31 \text{ mm}$, 689 plastic ball grid array (WB-TePBGA II).

Package outline $31 \text{ mm} \times 31 \text{ mm}$

Package Information

Interconnects 689 Pitch 1.00 mm Ball diameter (typical) 0.60 mm

Module height 2.0 mm to 2.46 mm (Maximum) Solder Balls 3.5% Ag, 96.5% Sn

This figure shows the P1020 package.

NOTES for [Figure 54](#page-101-0)**:**

- 1. All dimensions are in millimeters.
- 2. Dimensioning and tolerancing per ASME Y14. 5M-1994.
- 3. Maximum solder ball diameter measured parallel to Datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement shall exclude any effect of mark on top surface of package.

Package Information

- 1. All dimensions are in millimeters.
- 2. Dimensioning and tolerancing per ASME Y14. 5M-1994.
- 3. Maximum solder ball diameter measured parallel to Datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement shall exclude any effect of mark on top surface of package.

4.2 Ordering Information

This table provides the Freescale part numbering nomenclature. Each part number also contains a revision code which refers to the die mask revision number.

Table 80. Part Numbering Nomenclature

Notes:

- 1. See [Section 4, "Package Information](#page-100-5)," for more information on available package types.
- 2. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.

Parts are marked as the example shown in this figure.

Notes:

P1020xtenddr is the orderable part number

*MMMMM is the mask number

YWWLAZ is the assembly traceability code.

CCCCC is the country code

ATWLYYWW is the standard assembly, test, year, and work week codes.

Figure 55. Part Marking for WB-TePBGA II Device

5 Product Documentation

The following documents are required for a complete description of the device and are needed to design properly with the part:

- *P1020 QorIQ Integrated Processor Reference Manual* (document number P1020RM)
- e500 PowerPC Core Reference Manual (E500CORERM)

sts

6 Revision History

This table provides revision history for this document.

Table 81. Document [Revisio](#page-7-0)[n Hist](#page-103-0)[ory](#page-7-0)

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. **Headquarters** ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior, ColdFire, PowerQUICC, QorIQ, StarCore, and Symphony are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet, QorIQ Qonverge, QUICC Engine, and VortiQa are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.

Document Number: P1020EC Rev. 1 03/2012

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP](https://www.mouser.com/nxp-semiconductors):

 [P1020NSE2DFB](https://www.mouser.com/access/?pn=P1020NSE2DFB) [P1020NSE2FFB](https://www.mouser.com/access/?pn=P1020NSE2FFB) [P1020NSE2HFB](https://www.mouser.com/access/?pn=P1020NSE2HFB) [P1020NSN2DFB](https://www.mouser.com/access/?pn=P1020NSN2DFB) [P1020NSN2FFB](https://www.mouser.com/access/?pn=P1020NSN2FFB) [P1020NSN2HFB](https://www.mouser.com/access/?pn=P1020NSN2HFB) [P1020NXE2FFB](https://www.mouser.com/access/?pn=P1020NXE2FFB) [P1020NXE2HFB](https://www.mouser.com/access/?pn=P1020NXE2HFB) [P1020NXN2FFB](https://www.mouser.com/access/?pn=P1020NXN2FFB) [P1020NXN2HFB](https://www.mouser.com/access/?pn=P1020NXN2HFB)