
## Contents

1	Intro	duction
2	Pin o	description
3	Elec	trical characteristics6
	3.1	Test circuits
4	Pow	er supply and control sequencing10
5	Tech	nical information
	5.1	Logic interface and decode 12
	5.2	Protection circuitry
	5.3	Power outputs
	5.4	Parallel output / high current operation
	5.5	Output filtering
6	App	lications
7	Pack	age mechanical data 15
	7.1	PowerSO-36 exposed pad up package information
8	Revi	sion history



## 1 Introduction







# 2 Pin description

Figure 2. Pin out (top view)						
Г						
VCC_SIGN	36 1 SUB_GND					
VCC_SIGN	35 2 OUT2B					
vss 🖂	34 3 OUT2B					
vss 🗖	33 4 VCC2B					
IN2B	32 5 GND2B					
IN2A 🗔	31 6 GND2A					
IN1B	30 7 VCC2A					
IN1A 🗔	29 8 OUT2A					
TH_WARN	28 9 OUT2A					
FAULT	27 10 OUT1B					
TRISTATE	26 11 OUT1B					
PWRDN	25 12 VCC1B					
	24 13 GND1B					
VL 🗖	23 14 GND1A					
	22 15 VCC1A					
	21 16 OUT1A					
GND_REG	20 17 OUT1A					
GND_CLEAN	19 18 N.C.					

#### Table 2. Pin function

Pin	Name	Туре	Description
1	GND_SUB	PWR	Substrate ground
2, 3	OUT2B	0	Output half bridge 2B
4	VCC2B	PWR	Positive supply
5	GND2B	PWR	Negative supply
6	GND2A	PWR	Negative supply
7	VCC2A	PWR	Positive supply
8, 9	OUT2A	0	Output half bridge 2A
10, 11	OUT1B	0	Output half bridge 1B
12	VCC1B	PWR	Positive supply
13	GND1B	PWR	Negative supply
14	GND1A	PWR	Negative supply
15	VCC1A	PWR	Positive supply
16, 17	OUT1A	0	Output half bridge 1A
18	N.C.	-	No internal connection
19	GND_CLEAN	PWR	Logical ground
20	GND_REG	PWR	Ground for regulator V <sub>DD</sub>
21, 22	VDD	PWR	5-V regulator referred to ground

Table 2. Pin function (continued)

Pin	Name	Туре	Description
23	VL	PWR	High logical state setting voltage, $V_L$
24	CONFIG	1	Configuration pin: 0: normal operation 1: bridges in parallel (OUT1A = OUT1B, OUT2A = OUT2B (If IN1A = IN1B, IN2A = IN2B))
25	PWRDN	I	Standby pin: 0: low-power mode 1: normal operation
26	TRISTATE	I	Hi-Z pin: 0: all power amplifier outputs in high impedance state 1: normal operation
27	FAULT	0	Fault pin advisor (open-drain device, needs pull-up resistor): 0: fault detected (short circuit or thermal, for example) 1: normal operation
28	TH_WARN	0	Thermal warning advisor (open-drain device, needs pull-up resistor): 0: temperature of the IC >130 °C 1: normal operation
29	IN1A	I	Input of half bridge 1A
30	IN1B	I	Input of half bridge 1B
31	IN2A	I	Input of half bridge 2A
32	IN2B	I	Input of half bridge 2B
33, 34	VSS	PWR	5-V regulator referred to +V <sub>CC</sub>
35, 36	VCC_SIGN	PWR	Signal positive supply



### 3 Electrical characteristics

Symbol	Parameter	Value	Unit
$V_{CC\_MAX}$	DC supply voltage (pins 4, 7, 12, 15)	65	V
V <sub>max</sub>	Maximum voltage on pins 23 to 32	5.5	V
T <sub>j_MAX</sub>	Operating junction temperature	0 to 150	°C
T <sub>stg</sub>	Storage temperature	-40 to 150	°C

Warning: Stresses beyond those listed under "Absolute maximum ratings" make cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended operating condition" are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. In the real application, power supply with nominal value rated inside recommended operating conditions, may experience some rising beyond the maximum operating condition for short time when no or very low current is sinked (amplifier in mute state). In this case the reliability of the device is guaranteed, provided that the absolute maximum rating is not exceeded.

Symbol	Parameter		Тур.	Max.	Unit
T <sub>j-case</sub>	Thermal resistance junction to case (thermal pad)	-	1	2.5	°C/W
T <sub>warn</sub>	Thermal warning temperature	-	130	-	°C
T <sub>jSD</sub>	Thermal shut-down junction temperature	-	150	-	°C
t <sub>hSD</sub>	Thermal shut-down hysteresis	-	25	-	°C

Table 4. Thermal data	Table	4.	Thermal	data
-----------------------	-------	----	---------	------

Symbol	Parameter	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Supply voltage for pins PVCCA, PVCCB	10	-	58	V
T <sub>amb</sub>	Ambient operating temperature	0	-	90	°C



Unless otherwise stated, the test conditions for Table 6 below are V\_L = 3.3 V, V\_{CC} = 50 V and T<sub>amb</sub> = 25 °C

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
R <sub>dsON</sub>	Power P-channel/N-channel MOSFET R <sub>dsON</sub>	I <sub>dd</sub> = 1 A	-	200	240	mΩ
I <sub>dss</sub>	Power P-channel/N-channel leakage ldss	-	-	-	50	μA
9 <sub>N</sub>	Power P-channel R <sub>dsON</sub> matching	$I_{dd} = 1 A$	95	-	-	%
9 <sub>P</sub>	Power N-channel R <sub>dsON</sub> matching	I <sub>dd</sub> = 1 A	95	-	-	%
Dt_s	Low current dead time (static)	see Figure 3	-	10	20	ns
Dt_d	High current dead time (dynamic)	$\begin{array}{l} L=22\;\muH,C=470\;nF\\ R_{L}=8\;\Omega,I_{dd}=4.5\;A\\ see\;\textit{Figure}\;\textit{4} \end{array}$	-	-	50	ns
t <sub>d ON</sub>	Turn-on delay time	Resistive load	-	-	100	ns
t <sub>d OFF</sub>	Turn-off delay time	Resistive load	-	-	100	ns
t <sub>r</sub>	Rise time	Resistive load see <i>Figure 3</i>	-	-	25	ns
t <sub>f</sub>	Fall time	Resistive load see <i>Figure 3</i>	-	-	25	ns
V <sub>IN-High</sub>	High level input voltage	-	-	-	V <sub>L</sub> /2 + 300 mV	V
V <sub>IN-Low</sub>	Low level input voltage	-	V <sub>L</sub> / 2 - 300 mV	-	-	V
I <sub>IN-H</sub>	High level input current	$V_{IN} = V_L$	-	1	-	μA
I <sub>IN-L</sub>	Low level input current	V <sub>IN</sub> = 0.3 V	-	1	-	μA
I <sub>PWRDN-H</sub>	High level PWRDN pin input current	V <sub>L</sub> = 3.3 V	-	35	-	μA
V <sub>Low</sub>	Low logical state voltage (pins PWRDN, TRISTATE) (see <i>Table 7</i> )	V <sub>L</sub> = 3.3 V	0.8	-		v
V <sub>High</sub>	High logical state voltage (pins PWRDN, TRISTATE) (see <i>Table 7</i> )	V <sub>L</sub> = 3.3 V		-	1.7	v
I <sub>VCC-</sub> PWRDN	Supply current from V <sub>CC</sub> in power down	V <sub>PWRDN</sub> = 0 V	-	-	2.4	mA
I <sub>FAULT</sub>	Output current on pins FAULT, TH_WARN with fault condition	V <sub>pin</sub> = 3.3 V	-	1	-	mA
I <sub>VCC-HiZ</sub>	Supply current from V <sub>CC</sub> in tristate	V <sub>TRISTATE</sub> = 0 V	-	22	-	mA



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ivcc	Supply current from V <sub>CC</sub> in operation, both channels switching)	Input pulse width = 50% duty, switching frequency = 384 kHz, no LC filters	-	70	-	mA
I <sub>OCP</sub>	Overcurrent protection threshold I <sub>sc</sub> (short-circuit current limit) <sup>(1)</sup>	-	7.5	8.5	10	А
V <sub>UVP</sub>	Undervoltage protection threshold	-	-	7	-	V
V <sub>OVP</sub>	Overvoltage protection threshold	-	61	62.5		V
t <sub>pw_min</sub>	Output minimum pulse width	No load	50	-	110	ns

Table 6. Electrical characteristics (continued)

1. See specific application note number: AN1994

Table 7. Threshold switching volt	age variation with voltage on pin VL
Table II III conclusion of the	


Voltage on pin VL, $V_L$	V <sub>LOW</sub> max.	V <sub>HIGH</sub> min.	Unit
2.7	1.05	1.65	V
3.3	1.4	1.95	V
5.0	2.2	2.8	V

Table	8.	Logic	truth	table
-------	----	-------	-------	-------


Pin TRISTATE	Inputs as per <i>Figure 4</i>		Transistors as per <i>Figure 4</i>				Qutput mode
	INxA	INxB	Q1	Q2	Q3	Q4	Output mode
0	х	х	Off	Off	Off	Off	Hi Z
1	0	0	Off	Off	On	On	Dump
1	0	1	Off	On	On	Off	Negative
1	1	0	On	Off	Off	On	Positive
1	1	1	On	On	Off	Off	Not used



### 3.1 Test circuits



#### Figure 4. Current dead-time test circuit





### 4 **Power supply and control sequencing**

To guarantee correct operation and reliability, the recommended power-on sequence as given below should be followed:

- Apply V<sub>CC</sub> and V<sub>L</sub>, in any order, keeping PWRDN low in this phase
- Release PWRDN from low to high, keeping TRISTATE low (until V<sub>DD</sub> and V<sub>SS</sub> are stable)
- Release TRISTATE from low to high

Always maintain PWM inputs  $INxy < V_L$ .


v 1	VCC			
	VL /			
	PWRDN			
	TRISTATE			
	INxy	[	\/	
	OUTxy	(HiZ state)		
·				≯ t

Figure 5. Power-ON sequence

Power-OFF sequence:

- When TRISTATE or PWRDN go low, the outputs go into HiZ state
- Inputs INxy are removed before VL is removed
- VL can be removed before or after VCC







### 5 Technical information

The STA516B is a dual channel H-bridge that is able to deliver 200 W per channel (into  $R_L = 6 \Omega$  with THD = 10% and  $V_{CC} = 51$  V) of audio output power very efficiently. It operates in conjunction with a pulse-width modulator driver such as the STA321 or STA309A.

The STA516B converts ternary, phase-shift or binary-controlled PWM signals into audio power at the load. It includes a logic interface, integrated bridge drivers, high efficiency MOSFET outputs and thermal and short-circuit protection circuitry.

In differential mode (ternary, phase-shift or binary differential), two logic level signals per channel are used to control high-speed MOSFET switches to connect the speaker load to the input supply or to ground in a bridge configuration, according to the damped ternary modulation operation.

In binary mode, both full bridge and half bridge modes are supported. The STA516B includes overcurrent and thermal protection as well as an undervoltage lockout with automatic recovery. A thermal warning status is also provided.






Figure 7. Block diagram of full-bridge DDX<sup>®</sup> or binary mode





### 5.1 Logic interface and decode

The STA516B power outputs are controlled using one or two logic-level timing signals. In order to provide a proper logic interface, the  $V_L$  input must operate at the same voltage as the DDX control logic supply.



### 5.2 **Protection circuitry**

The STA516B includes protection circuitry for overcurrent and thermal overload conditions. A thermal warning pin (THWARN, pin 28, open drain MOSFET) is activated low when the IC temperature exceeds 130 °C, just in advance of thermal shutdown. When a fault condition is detected an internal fault signal immediately disables the output power MOSFETs, placing both H-bridges in a high-impedance state. At the same time the open-drain MOSFET of pin FAULT (pin 27) is switched on.

There are two possible modes subsequent to activating a fault.

- **Shutdown mode**: with pins FAULT (with pull-up resistor) and TRISTATE separate, an activated fault disables the device, signaling a low at pin FAULT output. The device may subsequently be reset to normal operation by toggling pin TRISTATE from high to low to high using an external logic signal.
- Automatic recovery mode: This is shown in the applications circuits below where pins FAULT and TRISTATE are connected together to a time-constant circuit (R59 and C58).

An activated fault forces a reset on pin TRISTATE causing normal operation to resume following a delay determined by the time constant of the circuit.

If the fault condition persists, the circuit operation repeats until the fault condition is cleared.

An increase in the time constant of the circuit produces a longer recovery interval. Care must be taken in the overall system design not to exceed the protection threshold under normal operation.

#### 5.3 **Power outputs**

The STA516B power and output pins are duplicated to provide a low-impedance path for the device bridged outputs. All duplicate power, ground and output pins must be connected for proper operation.

The PWRDN or TRISTATE pin should be used to set all power MOSFETs to the high-impedance state during power-up until the logic power supply,  $V_L$ , has settled.

### 5.4 Parallel output / high current operation

When using the DDX mode output, the STA516B outputs can be connected in parallel in order to increase the output current capability to a load. In this configuration the STA516B can provide up to 240 W into a 3  $\Omega$  load.

This mode of operation is enabled with the pin CONFIG (pin 24) connected to pin VDD. The inputs are joined so that IN1A = IN1B, IN2A = IN2B and similarly the outputs OUT1A = OUT1B, OUT2A = OUT2B as shown in *Figure 9 on page 14* 


#### 5.5 Output filtering

A passive  $2^{nd}$  order filter is used on the STA516B power outputs to reconstruct the analog audio signal. System performance can be significantly affected by the output filter design and choice of passive components. A filter design for 6 or 8  $\Omega$  loads is shown in the application circuit of *Figure 8*, and for 3 or 4  $\Omega$  loads in *Figure 9* and *Figure 10*.




### 6 Applications

*Figure 9* below shows a single-BLT configuration capable of giving 400 W into a 3  $\Omega$  load at 10% THD with V<sub>CC</sub> = 52 V. This result was obtained using the STA30X+STA50X demo board. Note that a PWM modulator as driver is required.







For more information, refer to the application note AN1994.



## 7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark



#### 7.1 PowerSO-36 exposed pad up package information




Figure 11. PowerSO-36 exposed pad up package outline






Figure 12. PowerSO-36 section A-A and B-B package outline



Dire	mm				
Dim.	Min.	Тур.	Max.		
θ	0°	-	8°		
θ1	5°	-	10°		
θ2	0°	-	-		
А	-	-	3.41		
A1	0.30	-	-0.40		
A2	3.10	3.14	3.18		
A3	-	0.2	-		
A4	0.80	-	1.00		
b	0.22	-	0.41		
b1	0.22	-	0.38		
С	0.23	-	0.32		
c1	0.23	0.25	0.29		
D	15.90 BSC				
D1	VARIATION				
D2		-	1.00		
D3	-	5.00	-		
е		0.65 BSC			
E	14.20 BSC				
E1		11.00 BSC			
E2		VARIATION			
E3	-	-	2.90		
h	-	-	1.10		
L	0.80	-	1.10		
L1	1.60 REF				
L2	0.35 BSC				
Ν		36			
R	0.20	-	-		
R1	0.20	-	-		
s	0.25	-	-		

Table 9. PowerSO-36 package mechanical data



Symbol	Databook		
ааа	0.10		
bbb	0.30		
ссс	0.075		
ddd	0.25		
eee	0.10		
999	0.25		
Note	1.2		

Table 10. Tolerance of form and position

Table	11.	Variations
-------	-----	------------

Symbol		Ont		
Symbol	Min.	Тур.	Max.	Opt.
D1	9.40	-	9.80	٨
E2	5.80	-	6.20	~



# 8 Revision history

Date Revision Changes			
01-Feb-2007	1	Initial release.	
19-Mar-2007	2	Updated to reflect product maturity.	
11-Aug-2009	3	Updated section Description on cover page.	
16-Nov-2010 4		Modified presentation Updated Chapter 3: Electrical specifications on page 5 Added Chapter 5: Applications information on page 10	
15-Jan-2014 5 I		Modified Section 4: Power supply and control sequencing on page 9	
11-Feb-2014 6		Updated order code Table 1 on page 1	
16-Nov-2020 7		Updated Section 7.1: PowerSO-36 exposed pad up package information.	

#### Table 12. Document revision history



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved



# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STA516B13TR