#### **ABSOLUTE MAXIMUM RATINGS**

Vcc, OUT_, IN_, RESET to GND0.3V to +6V
TOL, MARGIN, MR, SRT, WDI to GND0.3V to VCC + 0.3
Input/Output Current (RESET, MARGIN,
SRT, MR, TOL, OUT_, WDI)±20mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
16-Pin TQFN (derate 16.9mW/°C above +70°C)1349mW
20-Pin TQFN (derate 16.9mW/°C above +70°C)1355mW
24-Pin TQFN (derate 16.9mW/°C above +70°C)1666mW

Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 2.0 \text{V to } 5.5 \text{V}, T_{A} = -40 ^{\circ} \text{C} \text{ to } +125 ^{\circ} \text{C}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 3.3 \text{V}, T_{A} = +25 ^{\circ} \text{C}.)$  (Note 1)

PARAMETER	SYMBOL	MBOL CONDITIONS		TYP	MAX	UNITS
Operating Voltage Range	Vcc	(Note 2)	1.0		5.5	V
Supply Current (Note 2)	loo	V <sub>CC</sub> = 3.3V, OUT_, RESET not asserted		45	65	^
Supply Current (Note 3)	Icc	V <sub>CC</sub> = 5V, OUT_, RESET not asserted		50	70	μΑ
UVLO (Undervoltage Lockout)	V <sub>U</sub> VLO	V <sub>CC</sub> rising	1.62	1.80	1.98	V
UVLO Hysteresis	V <sub>UVLO_HYS</sub>			65		mV
IN_ (See Table 1)						
		3.3V threshold, TOL = GND	3.069	3.102	3.135	
		3.3V threshold, TOL = V <sub>CC</sub>	2.904	2.937	2.970	
Threshold Voltages (INL Folling)	\/	2.5V threshold, TOL = GND	2.325	2.350	2.375	V
Threshold Voltages (IN_ Falling)	V <sub>TH</sub>	2.5V threshold, TOL = VCC	2.200	2.225	2.250	V
		1.8V threshold, TOL = GND	1.674	1.692	1.710	
		1.8V threshold, TOL = V <sub>CC</sub>	1.584	1.602	1.620	
Adjustable Threshold	\/	TOL = GND	0.390	0.394	0.398	V
(IN_ Falling)	V <sub>TH</sub>	TOL = V <sub>CC</sub>	0.369	0.373	0.377	V
IN_ Hysteresis	V <sub>TH</sub> _HYS	IN_ rising		0.5		% V <sub>TH</sub>
IN Input Current		Fixed thresholds		3	16	μΑ
IN_ Input Current		Adjustable thresholds	-100		+100	nA

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 2.0V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 3.3V, T_A = +25^{\circ}\text{C.})$  (Note 1)

PARAMETER	PARAMETER SYMBOL CONDITIONS				MAX	UNITS	
RESET							
		SRT = V <sub>CC</sub>	140	200	280		
Decet Times at		C <sub>SRT</sub> = 1500pF (Note 4)	2.43	3.09	3.92	ms	
Reset Timeout	t <sub>RP</sub>	C <sub>SRT</sub> = 100pF		0.206			
		C <sub>SRT</sub> = open		50		μs	
SRT Ramp Current	ISRT	V <sub>SRT</sub> = 0V	460	600	740	nA	
SRT Threshold			1.173	1.235	1.293	V	
SRT Hysteresis				100		mV	
IN_ to Reset Delay	t <sub>RD</sub>	IN_ falling		20		μs	
		V <sub>CC</sub> = 3.3V, I <sub>SINK</sub> = 10mA, RESET asserted			0.3		
RESET Output-Voltage Low	VoL	V <sub>CC</sub> = 2.5V, I <sub>SINK</sub> = 6mA, RESET asserted			0.3	V	
		V <sub>CC</sub> = 1.2V, I <sub>SINK</sub> = 50μA, RESET asserted			0.3		
RESET Output-Voltage High	V <sub>OH</sub>	V <sub>CC</sub> ≥ 2.0V, I <sub>SOURCE</sub> = 6µA, RESET	0.8 x			V	
NESET Output-voltage High	VOH	deasserted	Vcc			V	
MR Input-Voltage Low	VIL				0.3 x	V	
With input voltage Low	VIL				Vcc	٧	
MR Input-Voltage High	V <sub>IH</sub>		0.7 x			V	
- Will input Voltage Flight	¥ III		Vcc			v	
MR Minimum Pulse Width			1			μs	
MR Glitch Rejection				100		ns	
MR to Reset Delay				200		ns	
MR Pullup Resistance		Pulled up to V <sub>CC</sub>	12	20	28	kΩ	
OUTPUTS (OUT_)							
OUT_ Output-Voltage Low	V <sub>OL</sub>	$V_{CC} = 3.3V$ , $I_{SINK} = 2mA$			0.3	V	
OO1_ Output-voitage Low	VOL	$V_{CC} = 2.5V$ , $I_{SINK} = 1.2mA$			0.3	v	
OUT_ Output-Voltage High	V <sub>OH</sub>	V <sub>CC</sub> ≥ 2.0V, I <sub>SOURCE</sub> = 6μA	0.8 x			V	
Oo1_ Output-voitage might	VOH	VOC = 2.0V, ISOURCE = 0μΑ	Vcc			v	
IN_ to OUT_ Propagation Delay	t <sub>D</sub>	(V <sub>TH</sub> + 100mV) to (V <sub>TH</sub> - 100mV)		20		μs	

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 2.0V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise specified.}$  Typical values are at  $V_{CC} = 3.3V, T_A = +25^{\circ}\text{C}$ ). (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
WATCHDOG TIMER	•		·			
WDI Input-Voltage Low	VIL				0.3 x V <sub>CC</sub>	V
WDI Input-Voltage High	V <sub>IH</sub>		0.7 x V <sub>CC</sub>			V
WDI Pulse Width		(Note 5)	50			ns
Watchdog Timeout Period	twDI		1.12	1.60	2.40	S
Watchdog Startup Period			35	54	72	S
Watchdog Input Current		$V_{WDI} = 0$ to $V_{CC}$ (Note 5)	-1		+1	μΑ
DIGITAL LOGIC						
TOL Input-Voltage Low	VIL				0.3 x V <sub>C</sub> C	V
TOL Input-Voltage High	VIH		0.7 x V <sub>CC</sub>			V
TOL Input Current		TOL = V <sub>C</sub> C			100	nA
MARGIN Input-Voltage Low	VIL				0.3 x V <sub>CC</sub>	V
MARGIN Input-Voltage High	V <sub>IH</sub>		0.7 x VCC			V
MARGIN Pullup Resistance		Pulled up to V <sub>CC</sub>	12	20	28	kΩ
MARGIN Delay Time	t <sub>MD</sub>	Rising or falling (Note 6)		50		μs


- **Note 1:** Devices are tested at  $T_A = +25^{\circ}C$  and guaranteed by design for  $T_A = T_{MIN}$  to  $T_{MAX}$ .
- **Note 2:** The outputs are guaranteed to remain asserted down to  $V_{CC} = 1V$ .
- Note 3: Measured with WDI, MARGIN, and MR unconnected.
- **Note 4:** The minimum and maximum specifications for this parameter are guaranteed by using the worst case of the SRT ramp current and SRT threshold specifications.
- Note 5: Guaranteed by design and not production tested.
- Note 6: Amount of time required for logic to lock/unlock outputs from margin testing.


# MAX16060/MAX16061/MAX16062


## 1% Accurate, Quad-/Hex-/Octal-Voltage µP Supervisors


#### Typical Operating Characteristics


( $V_{CC} = 3.3V$ ,  $T_A = +25$ °C, unless otherwise noted.)



























#### Typical Operating Characteristics (continued)

(V<sub>CC</sub> = 3.3V,  $T_A$  = +25°C, unless otherwise noted.)









6 \_\_\_\_\_\_ /N/XI/M

## Pin Description (MAX16060)

PIN	NAME	FUNCTION
1	IN3	Monitored Input Voltage 3. See Table 1 for the input voltage threshold.
2	IN4	Monitored Input Voltage 4. See Table 1 for the input voltage threshold.
3	WDI	Watchdog Timer Input. If WDI remains low or high for longer than the watchdog timeout period, RESET is asserted. The timer clears whenever a reset is asserted or a rising or falling edge on WDI is detected. The watchdog timer enters a startup period that allows 54s for the first transition to occur before a reset. Leave WDI unconnected to disable the watchdog timer. The WDI unconnected-state detector uses a small 400nA current. Therefore, do not connect WDI to anything that will source or sink more than 200nA. Note that the leakage current specification for most three-state drivers exceeds 200nA.
4	GND	Ground
5	Vcc	Unmonitored Power-Supply Input
6	OUT3	Output 3. When the voltage at IN3 falls below its threshold, OUT3 goes low and stays low until the voltage at IN3 exceeds its threshold. The open-drain output has a $30\mu$ A internal pullup to $V_{CC}$ .
7	OUT4	Output 4. When the voltage at IN4 falls below its threshold, OUT4 goes low and stays low until the voltage at IN4 exceeds its threshold. The open-drain output has a 30µA internal pullup to V <sub>CC</sub> .
8	MR	Active-Low Manual Reset Input. Pull $\overline{\text{MR}}$ low to assert $\overline{\text{RESET}}$ low. $\overline{\text{RESET}}$ remains low for the reset timeout period after $\overline{\text{MR}}$ is deasserted. $\overline{\text{MR}}$ is pulled up to $V_{CC}$ through a 20k $\Omega$ resistor.
9	SRT	Set Reset Timeout Input. Connect a capacitor from SRT to GND to set the reset timeout period. The reset timeout period can be calculated as follows: Reset Timeout (s) = $2.06 \times 10^6 (\Omega) \times C_{SRT}$ (F). For the internal timeout period of 140ms (min), connect SRT to $V_{CC}$ .
10	MARGIN	Active-Low Manual Deassert Input. Pull MARGIN low to deassert all outputs (go into high state), regardless of the voltage at any monitored input.
11	OUT2	Output 2. When the voltage at IN2 falls below its threshold, OUT2 goes low and stays low until the voltage at IN2 exceeds its threshold. The open-drain output has a 30µA internal pullup to V <sub>CC</sub> .
12	OUT1	Output 1. When the voltage at IN1 falls below its threshold, OUT1 goes low and stays low until the voltage at IN1 exceeds its threshold. The open-drain output has a $30\mu$ A internal pullup to $V_{CC}$ .
13	RESET	Active-Low Reset Output. RESET asserts low when any of the monitored voltages falls below its respective threshold or MR is asserted. RESET remains asserted for the reset timeout period after all monitored voltages exceed their respective thresholds and MR is deasserted. This open-drain output has a 30µA internal pullup.
14	IN1	Monitored Input Voltage 1. See Table 1 for the input voltage threshold.
15	IN2	Monitored Input Voltage 2. See Table 1 for the input voltage threshold.
16	TOL	Threshold Tolerance Input. Connect TOL to GND to select 5% threshold tolerance. Connect TOL to $V_{CC}$ to select 10% threshold tolerance.
_	EP	Exposed Pad. EP is internally connected to GND. Connect EP to the ground plane to provide a low thermal resistance path from the IC junction to the PCB. Do not use as the electrical connection to GND.

#### Pin Description (MAX16061)

PIN	NAME	FUNCTION
1	IN4	Monitored Input Voltage 4. See Table 1 for the input voltage threshold.
2	IN5	Monitored Input Voltage 5. See Table 1 for the input voltage threshold.
3	IN6	Monitored Input Voltage 6. See Table 1 for the input voltage threshold.
4	WDI	Watchdog Timer Input. If WDI remains low or high for longer than the watchdog timeout period, RESET is asserted and the timer is cleared. The timer also clears whenever a reset is asserted or a rising or falling edge on WDI is detected. The watchdog timer enters a startup period that allows 54s for the first transition to occur before a reset. Leave WDI unconnected to disable the watchdog timer. The WDI unconnected-state detector uses a small 400nA current. Therefore, do not connect WDI to anything that will source or sink more than 200nA. Note that the leakage current specification for most three-state drivers exceeds 200nA.
5	GND	Ground
6	Vcc	Unmonitored Power-Supply Input
7	OUT4	Output 4. When the voltage at IN4 falls below its threshold, OUT4 goes low and stays low until the voltage at IN4 exceeds its threshold. The open-drain output has a $30\mu A$ internal pullup to $V_{CC}$ .
8	OUT5	Output 5. When the voltage at IN5 falls below its threshold, OUT5 goes low and stays low until the voltage at IN5 exceeds its threshold. The open-drain output has a $30\mu A$ internal pullup to $V_{CC}$ .
9	OUT6	Output 6. When the voltage at IN6 falls below its threshold, OUT6 goes low and stays low until the voltage at IN6 exceeds its threshold. The open-drain output has a 30µA internal pullup to V <sub>CC</sub> .
10	MR	Active-Low Manual Reset Input. Pull $\overline{\text{MR}}$ low to assert $\overline{\text{RESET}}$ low. $\overline{\text{RESET}}$ remains low for the reset timeout period after $\overline{\text{MR}}$ is deasserted. $\overline{\text{MR}}$ is pulled up to $V_{CC}$ through a $20\text{k}\Omega$ resistor.
11	SRT	Set Reset Timeout Input. Connect a capacitor from SRT to GND to set the reset timeout period. The reset timeout period can be calculated as follows: Reset Timeout (s) = $2.06 \times 10^6 (\Omega) \times C_{SRT}$ (F). For the internal timeout period of 140ms (min), connect SRT to VCC.
12	MARGIN	Manual Deassert Input. Pull MARGIN low to deassert all outputs (go into high state), regardless of the voltage at any monitored input.
13	OUT3	Output 3. When the voltage at IN3 falls below its threshold, OUT3 goes low and stays low until the voltage at IN3 exceeds its threshold. The open-drain output has a 30µA internal pullup to V <sub>CC</sub> .
14	OUT2	Output 2. When the voltage at IN2 falls below its threshold, OUT2 goes low and stays low until the voltage at IN2 exceeds its threshold. The open-drain output has a $30\mu A$ internal pullup to $V_{CC}$ .
15	OUT1	Output 1. When the voltage at IN1 falls below its threshold, OUT1 goes low and stays low until the voltage at IN1 exceeds its threshold. The open-drain output has a 30µA internal pullup to V <sub>CC</sub> .
16	RESET	Active-Low Reset Output. RESET asserts low when any of the monitored voltages falls below its respective threshold or MR is asserted. RESET remains asserted for the reset timeout period after all monitored voltages exceed their respective thresholds and MR is deasserted. This open-drain output has a 30µA internal pullup.
17	IN1	Monitored Input Voltage 1. See Table 1 for the input voltage threshold.
18	IN2	Monitored Input Voltage 2. See Table 1 for the input voltage threshold.
19	IN3	Monitored Input Voltage 3. See Table 1 for the input voltage threshold.
20	TOL	Threshold Tolerance Input. Connect TOL to GND to select 5% threshold tolerance. Connect TOL to V <sub>CC</sub> to select 10% threshold tolerance.
_	EP	Exposed Pad. EP is internally connected to GND. Connect EP to the ground plane to provide a low thermal resistance path from the IC junction to the PCB. Do not use as the electrical connection to GND.

\_\_ /VIXI/VI

## Pin Description (MAX16062)

PIN	NAME	FUNCTION
1	IN5	Monitored Input Voltage 5. See Table 1 for the input voltage threshold.
2	IN6	Monitored Input Voltage 6. See Table 1 for the input voltage threshold.
3	IN7	Monitored Input Voltage 7. See Table 1 for the input voltage threshold.
4	IN8	Monitored Input Voltage 8. See Table 1 for the input voltage threshold.
5	WDI	Watchdog Timer Input. If WDI remains low or high for longer than the watchdog timeout period, RESET is asserted and the timer is cleared. The timer also clears whenever a reset is asserted or a rising or falling edge on WDI is detected. The watchdog timer enters a startup period that allows 54s for the first transition to occur before a reset. Leave WDI unconnected to disable the watchdog timer. The WDI unconnected state detector uses a small 400nA current. Therefore, do not connect WDI to anything that will source or sink more than 200nA. Note that the leakage current specification for most three-state drivers exceeds 200nA.
6	GND	Ground
7	Vcc	Unmonitored Power-Supply Input
8	OUT5	Output 5. When the voltage at IN5 falls below its threshold, OUT5 goes low and stays low until the voltage at IN5 exceeds its threshold. The open-drain output has a 30µA internal pullup to VCC.
9	OUT6	Output 6. When the voltage at IN6 falls below its threshold, OUT6 goes low and stays low until the voltage at IN6 exceeds its threshold. The open-drain output has a 30µA internal pullup to VCC.
10	OUT7	Output 7. When the voltage at IN7 falls below its threshold, OUT7 goes low and stays low until the voltage at IN7 exceeds its threshold. The open-drain output has a 30µA internal pullup to VCC.
11	OUT8	Output 8. When the voltage at IN8 falls below its threshold, OUT8 goes low and stays low until the voltage at IN8 exceeds its threshold. The open-drain output has a 30µA internal pullup to VCC.
12	MR	Active-Low Manual Reset Input. Pull MR low to assert RESET low. RESET remains low for the reset timeout period after MR is deasserted. MR is pulled up to V <sub>CC</sub> through a 20kΩ resistor.
13	SRT	Set Reset Timeout Input. Connect a capacitor from SRT to GND to set the reset timeout period. The reset timeout period can be calculated as follows:  Reset Timeout (s) = $2.06 \times 10^6 (\Omega) \times C_{SRT}$ (F). For the internal timeout period of 140ms (min), connect SRT to V <sub>CC</sub> .
14	MARGIN	Margin Disable Input. Pull MARGIN low to deassert all outputs (go into high state), regardless of the voltage at any monitored input.
15	OUT4	Output 4. When the voltage at IN4 falls below its threshold, OUT4 goes low and stays low until the voltage at IN4 exceeds its threshold. The open-drain output has a 30µA internal pullup to VCC.
16	OUT3	Output 3. When the voltage at IN3 falls below its threshold, OUT3 goes low and stays low until the voltage at IN3 exceeds its threshold. The open-drain output has a 30µA internal pullup to VCC.
17	OUT2	Output 2. When the voltage at IN2 falls below its threshold, OUT2 goes low and stays low until the voltage at IN2 exceeds its threshold. The open-drain output has a 30µA internal pullup to VCC.
18	OUT1	Output 1. When the voltage at IN1 falls below its threshold, OUT1 goes low and stays low until the voltage at IN1 exceeds its threshold. The open-drain output has a 30µA internal pullup to VCC.
19	RESET	Active-Low Reset Output. RESET asserts low when any of the monitored voltages falls below its respective threshold or MR is asserted. RESET remains asserted for the reset timeout period after all monitored voltages exceed their respective thresholds and MR is deasserted. This open-drain output has a 30µA internal pullup.
20	IN1	Monitored Input Voltage 1. See Table 1 for the input voltage threshold.
21	IN2	Monitored Input Voltage 2. See Table 1 for the input voltage threshold.
22	IN3	Monitored Input Voltage 3. See Table 1 for the input voltage threshold.
23	IN4	Monitored Input Voltage 4. See Table 1 for the input voltage threshold.
24	TOL	Threshold Tolerance Input. Connect TOL to GND to select 5% threshold tolerance. Connect TOL to V <sub>CC</sub> to select 10% threshold tolerance.
	EP	Exposed Pad. EP is internally connected to GND. Connect EP to the ground plane to provide a low thermal resistance path from the IC junction to the PCB. Do not use as the electrical connection to GND.

Table 1. Input-Voltage-Threshold Selector

PART	IN1	IN2	IN3	IN4	IN5	IN6	IN7	IN8
MAX16060A	3.3	2.5	ADJ	1.8	_	_	_	_
MAX16060B	3.3	ADJ	ADJ	1.8	_	_	_	_
MAX16060C	ADJ	2.5	ADJ	1.8	_	_	_	_
MAX16060D	3.3	2.5	ADJ	ADJ	_	_	_	_
MAX16060E	ADJ	ADJ	ADJ	ADJ	_	_	_	_
MAX16061A	3.3	2.5	ADJ	1.8	ADJ	ADJ	_	_
MAX16061B	3.3	ADJ	ADJ	1.8	ADJ	ADJ	_	_
MAX16061C	3.3	2.5	ADJ	ADJ	ADJ	ADJ	_	_
MAX16061D	ADJ	2.5	ADJ	1.8	ADJ	ADJ	_	_
MAX16061E	ADJ	ADJ	ADJ	ADJ	ADJ	ADJ	_	_
MAX16062A	3.3	2.5	ADJ	1.8	ADJ	ADJ	ADJ	ADJ
MAX16062B	3.3	ADJ	ADJ	1.8	ADJ	ADJ	ADJ	ADJ
MAX16062C	3.3	2.5	ADJ	ADJ	ADJ	ADJ	ADJ	ADJ
MAX16062D	ADJ	2.5	ADJ	1.8	ADJ	ADJ	ADJ	ADJ
MAX16062E	ADJ							

Note: Other fixed thresholds may be available. Contact factory for availability.

\_\_ /VIXI/VI

#### Functional Diagrams




Figure 1. MAX16060D Functional Diagram

#### Functional Diagrams (continued)




Figure 2. MAX16061C Functional Diagram

### Functional Diagrams (continued)




Figure 3. MAX16062C Functional Diagram

#### **Detailed Description**

The MAX16060/MAX16061/MAX16062 are 1% accurate low-voltage, quad-/hex-/octal-voltage  $\mu P$  supervisors in a small thin QFN package. These devices provide supervisory functions for complex multivoltage systems. The MAX16060 monitors four voltages; the MAX16061 monitors six voltages; and the MAX16062 monitors eight voltages.

These supervisors offer independent outputs for each monitored voltage along with a reset output that asserts whenever any of the monitored voltages fall below their respective thresholds or the manual reset input is asserted. The reset output remains asserted for the reset timeout after all voltages are above their respective thresholds and the manual reset input is deasserted. The minimum reset timeout is internally set to 140ms or can be adjusted with an external capacitor.

All open-drain outputs have internal  $30\mu\text{A}$  pullups that eliminate the need for external pullup resistors. However, each output can be driven with an external voltage up to 5.5V. Other features offered include a manual reset input, a tolerance pin for selecting 5% or 10% input thresholds, and a margin enable function for deasserting the outputs during margin testing.

An additional feature is a watchdog timer that asserts RESET when the watchdog timeout period (1.6s typ) is exceeded. The watchdog timer can be disabled by leaving WDI unconnected.

# \_Applications Information Undervoltage-Detection Circuit

The open-drain outputs of the MAX16060/MAX16061/MAX16062 can be configured to detect an undervoltage condition. Figure 4 shows a configuration where an LED turns on when the comparator output is low, indicating an undervoltage condition. These devices can also be used in applications such as system supervisory monitoring, multivoltage level detection, and VCC bar-graph monitoring (Figure 5).

#### **Tolerance (TOL)**

The MAX16060/MAX16061/MAX16062 feature a pin-selectable threshold tolerance. Connect TOL to GND to select 5% threshold tolerance. Connect TOL to V<sub>CC</sub> to select 10% threshold tolerance.

#### **Window Detection**

A window detector circuit uses two inputs in the configuration shown in Figure 6. External resistors set the two threshold voltages of the window detector circuit. External logic gates create the OUT signal. The window detection width is the difference between the threshold voltages (Figure 7).




Figure 4. Quad Undervoltage Detector with LED Indicators




Figure 5. V<sub>CC</sub> Bar-Graph Monitoring




Figure 6. Window Detection




Figure 7. Output Response of Window Detector Circuit




Figure 8. Setting the Adjustable Input

#### **Adjustable Input**

These devices offer several monitor options with adjustable input thresholds (see Table 1). The threshold voltage at each adjustable IN\_ input is typically 0.394V (TOL = GND) or 0.373V (TOL = VCC). To monitor a voltage VINTH, connect a resistive-divider network to the circuit as shown in Figure 8.

$$V_{INTH} = V_{TH} ((R1/R2) + 1)$$
  
 $R1 = R2 ((V_{INTH}/V_{TH}) - 1)$ 

Large resistors can be used to minimize current through the external resistors. For greater accuracy, use lowervalue resistors.

#### **Unused Inputs**

Connect any unused IN\_ inputs to a voltage above its threshold.

#### **OUT\_ Outputs**

The OUT\_ outputs go low when their respective IN\_ inputs drop below their specified thresholds. The output is open drain with a  $30\mu A$  internal pullup to V<sub>CC</sub>. For many applications, no external pullup resistor is required to interface with other logic devices. An external pullup resistor to any voltage from 0 to 5.5V overrides the internal pullup if interfacing to different logic supply voltages. Internal circuitry prevents reverse current flow from the external pullup voltage to V<sub>CC</sub> (Figure 9).




Figure 9. Interfacing to a Different Logic Supply Voltage

#### **RESET** Output

RESET asserts low when any of the monitored voltages fall below their respective thresholds or  $\overline{MR}$  is asserted. RESET remains asserted for the reset timeout period after all monitored voltages exceed their respective thresholds and  $\overline{MR}$  is deasserted (see Figure 10). This open-drain output has a 30µA internal pullup. An external pullup resistor to any voltage from 0 to 5.5V overrides the internal pullup if interfacing to different logic supply voltages. Internal circuitry prevents reverse current flow from the external pullup voltage to VCC (Figure 9).

#### Reset Timeout Capacitor

The reset timeout period can be adjusted to accommodate a variety of  $\mu P$  applications. Adjust the reset timeout period (t\_RP) by connecting a capacitor (C\_SRT) between SRT and GND. Calculate the reset timeout capacitor as follows:

$$C_{SRT}(F) = \frac{t_{RP}(s) \times I_{SRT}}{V_{TH\_SRT}}$$

Connect SRT to VCC for a factory-programmed reset timeout of 140ms (min).




Figure 10. Output Timing Diagram

#### Manual Reset Input (MR)

Many  $\mu P$ -based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic-low on  $\overline{MR}$  asserts  $\overline{RESET}$  low.  $\overline{RESET}$  remains asserted while  $\overline{MR}$  is low, and during the reset timeout period (140ms min) after  $\overline{MR}$  returns high. The  $\overline{MR}$  input has an internal 20k $\Omega$  pullup resistor to VCC, so it can be left unconnected if not used.  $\overline{MR}$  can be driven with TTL or CMOS-logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from  $\overline{MR}$  to GND to create a manual reset function. External debounce circuitry is not required. If  $\overline{MR}$  is driven from long cables or if the device is used in a noisy environment, connecting a 0.1 $\mu F$  capacitor from  $\overline{MR}$  to GND provides additional noise immunity.

#### Margin Output Disable (MARGIN)

MARGIN allows system-level testing while power supplies are adjusted from their nominal voltages. Drive MARGIN low to force RESET and OUT\_ high, regardless of the voltage at any monitored input. The state of each output does not change while MARGIN = GND. The watchdog timer continues to run when MARGIN is low, and if a timeout occurs, RESET will assert t<sub>MD</sub> after MARGIN is deasserted.

The MARGIN input is internally pulled up to V<sub>CC</sub>. Leave MARGIN unconnected or connect to V<sub>CC</sub> if unused.

#### **Undervoltage Lockout (UVLO)**

The MAX16060/MAX16061/MAX16062 feature a VCC undervoltage lockout (UVLO) that preserves a reset status even if VCC falls as low as 1V. The undervoltage lockout circuitry monitors the voltage at VCC. If VCC falls below the UVLO falling threshold (typically


1.735V), RESET is asserted and all OUT\_ are asserted low. This eliminates an incorrect RESET or OUT\_ output state as VCC drops below the normal VCC operational voltage range of 1.98V to 5.5V.

During power-up as V<sub>CC</sub> rises above 1V, RESET is asserted and all OUT\_ are asserted low until V<sub>CC</sub> exceeds the UVLO threshold. As V<sub>CC</sub> exceeds the UVLO threshold, all inputs are monitored and the correct output state appears at all the outputs. This also ensures that RESET and all OUT\_ are in the correct state once V<sub>CC</sub> reaches the normal V<sub>CC</sub> operational range.

#### **Power-Supply Bypassing**

In noisy applications, bypass  $V_{CC}$  to ground with a 0.1 $\mu$ F capacitor as close to the device as possible. The additional capacitor improves transient immunity. For fast-rising  $V_{CC}$  transients, additional capacitance may be required.

#### **Pin Configurations**



#### **Chip Information**

#### \_Package Information

PROCESS: BICMOS

For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
16 TQFN	T1644-4	<u>21-0139</u>
20 TQFN	T2044-3	<u>21-0139</u>
24 TQFN	T2444-4	<u>21-0139</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

l8 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

#### Maxim Integrated:

MAX16060CTE+T MAX16060DTE+T MAX16060ATE+ MAX16060ATE+T MAX16060BTE+T MAX16060BTE+T MAX16060CTE+ MAX16060DTE+ MAX16060ETE+ MAX16060ETE+T MAX16061ATP+ MAX16061ATP+T MAX16061BTP+ MAX16061CTP+ MAX16061DTP+ MAX16061ETP+ MAX16061ETP+T MAX16062ATG+T MAX16062BTG+ MAX16062CTG+ MAX16062DTG+ MAX16062ETG+T MAX16062ETG+T