ABSOLUTE MAXIMUM RATINGS

(SUB, GND tied to ground)	
VCC, VCCO	0.5V to +7.0V
FILTER, RSSI, IN+, IN-, CZP, CZN, SQUELO	
LOS+, LOS-, INV, VTH, OUT+, OUT	
PECL Output Current (OUT+, OUT-, LOS+,	
Differential Voltage Between CZP and CZN	
Differential Voltage Between IN+ and IN	1.5V to +1.5V

Continuous Power Dissipation (T _A = +70°C)	
20-Lead Thin QFN	
(derate 16.9mW/°C above +70°C)	1349mW
20-Pin QSOP (derate 6.7mW/°C above +70°C)	500mW
Operating Temperature Range4	0°C to +85°C
Operating Junction Temperature Range (die)40)°C to +150°C
Processing Temperature (die)	+400°C
Storage Temperature Range65	°C to +160°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—MAX3964ACEP/MAX3968CEP

 $(V_{CC} = +3.0V \text{ to } +5.5V, PECL \text{ outputs terminated with } 50\Omega \text{ to } (V_{CC} - 2V), T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Note 1)

PARAMETER	PARAMETER SYMBOL CONDITIONS				MAX	UNITS
Supply Current	Icc	PECL outputs open		22	40	mA
LOS Hysteresis		Input = 3.3mV _{P-P} to 90mV _{P-P} (Note 2)	3.8	5	8.0	dB
SQUELCH Input Current		VSQUELCH = VCC, TA = +25°C		27	100	μΑ
PECL Output Voltage High		(Note 3)	-1025		-880	mV
PECL Output Voltage Low		(Note 3)	-1810		-1620	mV
PECL LOS Output Voltage High		(Note 3)	-1035		-880	mV
PECL LOS Output Voltage Low		(Note 3)	-1810		-1620	mV
LOS Assert Accuracy		Input = 7mV _{P-P} or 90mV _{P-P}	-2.5		+2.5	dB
Minimum LOS Assert Input					2.7	mV _{P-P}
Maximum LOS Deassert Input			143			mV _{P-P}
Input Sensitivity				2.0	3.3	mV _{P-P}
Input Overload			1.5			V _{P-P}
0	4.4.	20% to 80% transition time, MAX3964A	0.92	1.2	2.20	
Output Transition Time	t _r , t _f	MAX3968	0.4	0.8	1.2	ns
Pulse-Width Distortion		(Note 4)		50	200	ps

ELECTRICAL CHARACTERISTICS—MAX3964AETP

 $(V_{CC} = +3.0V \text{ to } +5.5V, \text{ PECL outputs terminated with } 50\Omega \text{ to } (V_{CC} - 2V), T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}.$ Typical values measured at $V_{CC} = +3.3V$ and $T_A = +25^{\circ}\text{C}$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc	PECL outputs open		22	45	mA
LOS Hysteresis		Input = 4.0mV _{P-P} (Note 2)	3.0	5	8.0	dB
SQUELCH Input Current				27	100	μΑ
PECL Output Voltage High		(Note 3)	-1.085		-0.880	V
PECL Output Voltage Low		(Note 3)	-1.830		-1.550	V
1.00 4		Input = $7mV_{P-P}$ or $90mV_{P-P}$, $0^{\circ}C$ to $+85^{\circ}C$	-3		+3	-ID
LOS Assert Accuracy		Input = 7mV _{P-P} or 90mV _{P-P} , -40°C to 0°C	-3.6		+3.6	dB
Minimum LOS Assert Input					2.7	mV _{P-P}
Maximum LOS Deassert Input			143			mV _{P-P}
Input Sensitivity				2	4	mV _{P-P}
Input Overload			1.5			V _{P-P}
Output Transition Time	t _r , t _f	20% to 80%		1.6	2.4	ns
Pulse-Width Distortion		(Note 4)		50	250	psp-p

Note 1: Dice are tested and guaranteed at $T_A = +25$ °C only.


Note 2: LOS hysteresis = 20log(VLOS-DEASSERT / VLOS-ASSERT).


Note 3: Voltage measurements are relative to supply voltage (V_{CC}).


Note 4: PWD = [(width of wider pulse) - (width of narrower pulse)] / 2, measured with 100Mbps 1-0 pattern.

Typical Operating Characteristics

(MAX3964A EV kit, V_{CC} = +3.3V, decibels (dB) calculated as 20 log ΔV , PECL outputs terminated with 50 Ω to (V_{CC} - 2V), T_A = +25°C, unless otherwise noted.)











Typical Operating Characteristics (continued)

(MAX3964A EV kit, V_{CC} = +3.3V, decibels (dB) calculated as 20 log ΔV , PECL outputs terminated with 50 Ω to (V_{CC} - 2V), T_A = +25°C, unless otherwise noted.)









Pin Description

PIN									
QSOP	THIN QFN	NAME	FUNCTION						
1	19	SQUELCH	Squelch Input. The squelch function disables the data outputs by forcing OUT- low and OUT+ high during a loss-of-signal condition. Connect to GND or leave unconnected to disable. Connect to V _{CC} to enable squelching.						
2	20	V _{TH}	Output of Internal Op Amp that Sets Loss-of-Signal Threshold Voltage (Figure 1). Connect a resistor from V_{TH} to INV and from INV to ground (minimum resistance $100k\Omega$) to program the desired threshold voltage.						
3	1	INV	Inverting Input of Internal Op Amp that Sets Loss-of-Signal Threshold Voltage (Figure 1). Connect a resistor from V_{TH} to INV and from INV to ground (minimum resistance $100k\Omega$) to program the desired threshold voltage.						
4	2	FILTER	Filter Output of Full-Wave Logarithmic Detectors (FWDs). The FWD outputs are summed together at FILTER to generate the received-signal-strength indicator (RSSI). Connect a capacitor from FILTER to V _{CC} for proper operation.						
5	3	RSSI	Received-Signal-Strength Indicator Output. The analog DC voltage at RSSI indicates the input signal power. The RSSI output is reduced approximately 120mV when LOS+ is asserted.						
6	4	IN-	Inverting Data Input						
7	5	IN+	Noninverting Data Input						
8	_	SUB	Substrate. Connect to ground.						
9, 10	6, 7, 8	GND	Ground						
11	9	CZP	Auto-Zero Capacitor Input. Connect a capacitor between CZP and CZN to determine the offset-correction-loop bandwidth.						
12	10	CZN	Auto-Zero Capacitor Input. Connect a capacitor between CZP and CZN to determine the offset-correction-loop bandwidth.						
13	11	Vcco	Output Buffer Supply Voltage. Connect to the same potential as V _{CC} , but filter V _{CCO} and V _{CC} separately.						
14	12	OUT+	Noninverting PECL Data Output. Terminate with 50Ω to (VCC - 2V).						
15	13	OUT-	Inverting PECL Data Output. Terminate with 50Ω to (VCC - 2V).						
16	14	LOS-	Inverting Loss-of-Signal Output. LOS- is asserted low when input power drops below the LOS threshold. This pin is PECL compatible and should be terminated with 50Ω to (V _{CC} - 2V).						
17	15	LOS+	Noninverting Loss-of-Signal Output. LOS+ is asserted high when input power drops below the LOS threshold. This pin is PECL compatible and should be terminated with 50Ω to (V_{CC} - $2V$).						
18	16	Vcco	MAX3964A/MAX3968: This pin can be left open or connected to the positive supply.						
19, 20	17, 18	V _C C	+3.0V to +5.5V Supply Voltage						
_	EP	Exposed Pad	Connect the exposed pad to board ground for optional electrical and thermal performance.						




Figure 1. Functional Diagram

Detailed Description

The MAX3964A contains a series of limiting amplifiers and power detectors, offset correction, data-squelch circuitry, and PECL output buffers for data and loss-of-signal (LOS) outputs. The MAX3968 provides PECL LOS outputs with data outputs suitable for 266Mbps. Figure 1 shows a functional diagram of the MAX3964A/MAX3968.

Limiting Amplifiers

A series of four limiting amplifiers provides gain of approximately 65dB.

Power Detector

Each amplifier stage contains a full-wave logarithmic detector (FWD), which indicates the RMS input signal power. The FWD outputs are summed together at the FILTER pin where the signal is filtered by an external capacitor (CFILTER) connected between FILTER and VCC. The FILTER signal generates the RSSI output voltage, which is proportional to the input power in decibels. When LOS+ is low, VRSSI is approximated by the following equation:

 $V_{RSSI}(V) = 1.2V + 0.5log(V_{IN})$

where V_{IN} is measured in mV_{P-P}.

This relation translates to a 25mV increase in V_{RSSI} for every 1dB increase in V_{IN} (25mV/dB). The RSSI output is reduced approximately 120mV when LOS+ is asserted.

PECL Outputs

The data outputs (OUT+, OUT-) and the MAX3964A/ MAX3968 loss-of-signal outputs (LOS+, LOS-) are supply-referenced PECL outputs. Standard PECL termination at each output of 50Ω to (V_{CC} - 2V) is recommended for best performance.

Input Offset Correction

A low-frequency feedback loop around the limiting amplifier improves receiver sensitivity and powerdetector accuracy. The offset-correction loop's bandwidth is determined by an external capacitor (CAZ) connected between the CZP and CZN pins.

The offset correction is optimized for data streams with a 50% duty cycle. A different average duty cycle results in increased pulse-width distortion and loss of sensitivity. The offset-correction circuitry is less sensitive to variations of input duty cycle (for example, the 40% to 60% duty cycle encountered in 4B/5B coding) when the input is less than 30mV_{P-P}.

Loss-of-Signal Comparator

The LOS comparator indicates when the input signal power is below the programmed LOS threshold. To ensure supply and temperature independence, VTH is generated by a 1.2V bandgap reference. The op amp's external gain-setting resistors (R1 and R2) can be chosen to set V_{TH} between 1.2V and 2.4V. To ensure chatter-free operation, the LOS comparator is designed with approximately 5dB of hysteresis.

Squelch

The squelch function disables the data outputs by forcing OUT- low and OUT+ high during a LOS condition. This function ensures that when there is a loss of signal, the limiting amplifier (and all downstream devices) does not respond to input noise or corrupt data. Connect SQUELCH to GND or leave it unconnected to disable squelch. Connect SQUELCH to $V_{\rm CC}$ to enable data squelching.

Applications Information

Program the LOS Threshold

Figure 2 provides information for selecting the LOS threshold voltage (VTH). If R1 is $100k\Omega$ and if the responsivities of the photodiode and preamplifier are known, then the value of R2 can be selected from Figure 2 to provide LOS assert at the desired input power.

Select Capacitors

A typical MAX3964A/MAX3968 implementation requires four external capacitors (C_{AZ}, C_{FILTER}, and two input coupling capacitors). For all applications up to 266Mbps, Maxim recommends the following:

 $C_{AZ} = 1\mu F$ $C_{FILTER} = 10nF$ $C_{IN} = 4700pF$





Figure 2. LOS Assert Programming Resistor vs. LOS Assert Power (for Various PIN-TIA Gains)

Wire Bonding

For high-current density and reliable operation, the MAX3964A series uses gold metalization. Diepad size is 4mils square with a 6mil pitch. Die thickness is 15mils.

Pin Configurations




Selector Guide

PART	DATA RATE (Mbps)	LOS OUTPUTS
MAX3964A*	125 to 155	PECL
MAX3968	125 to 266	PECL

^{*}The MAX3964A is functionally equivalent to MAX3964, but offers slightly improved ESD tolerance. The MAX3969 is a recommended upgrade for the MAX3964, MAX3964A, and MAX3968.

Chip Topography


MAX3964A MAX3968



TRANSISTOR COUNT: 915
SUBSTRATE CONNECTED TO SUB
SUB CONNECTED TO GND ON MAX3964AETP


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

	COMMON DIMENSIONS														
PKG	PKG 12L 4×4			16L 4×4			20L 4×4			24L 4×4			28L 4×4		
REF.	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0,0	0.02	0.05
A2	0.20 REF			0	.20 RE	F	0	0.20 REF		0	20 RE	F	0.20 REF		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25
D	3,90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
е		0.80 BS	C.	0.65 BSC.			0.50 BSC.		0.50 BSC.			0.40 BSC.			
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	_	-	0.25	_	_
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50
Z	12		16		20		24			28					
ND	3			4			5		6		7				
NE	3		4		5		6		7						
Jedec Vor.	ec VGGB			WGGC		WGGD-1			WGGD-2			VGGE			

EXPOSED PAD VARIATIONS									
PKG.		D2			E5		DOWN BONDS		
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	ALLOVED		
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25	YES		
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25	ND		
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES		
T1644-4	1.95	2.10	2.25	1.95	2.10	2.25	ND		
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES		
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	ND		
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	YES		
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES		
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	ND		
T2844-1	2.50	2.60	2.70	2.50	2.60	2.70	ND		

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO
 JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN
 THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- $\stackrel{\frown}{\mathbb{A}}$ nd and ne refer to the number of terminals on each D and E side respectively.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1.
- MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 11. COPLANARITY SHALL NOT EXCEED 0.08mm
- 12. WARPAGE SHALL NOT EXCEEND 0.10mm
- LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.
- 14. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY

-DRAWING NOT TO SCALE-

10/02:

Rev 1;



Revision History

Rev 0; 10/98: Initial data sheet release.

Rev 2; 5/03: Added package code for TQFN (page 1); updated package drawing (pages 11, 12).

Rev 3; 9/04: Added MAX3964A (pages 1 to 13).

Added MAX3964ETP.

Rev 4; 2/06: Added lead-free package information to Ordering Information table (page 1).

Rev 5; 8/06: Removed references to MAX3964 and MAX3965, TTL Loss of Signal, GNDO; updated CAZ

value to 0.1µF and CIN from 10nF to 4700pF. Updated Typical Application Circuit.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _

.11

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX3964AETP+T MAX3964AETP+ MAX3964AETP MAX3964AETP-T