



(6 LD SOT-23) TOP VIEW





### Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

Supply Voltage between V <sub>S</sub> + and V <sub>S</sub> 13.2\	/
Pin Voltages	/
Maximum Continuous Output Current	4
Maximum Slewrate from V <sub>S</sub> + to V <sub>S</sub>	s

### **Thermal Information**

Storage Temperature6	65°C to +150°C
Ambient Operating Temperature	-40°C to +85°C
Operating Junction Temperature	+125°C
Power Dissipation	See Curves
Pb-free reflow profile	.see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

### **Electrical Specifications** $V_S$ + = +5V, $V_{S^-}$ = -5V, $R_L$ = 150 $\Omega$ , $T_A$ = +25°C Unless Otherwise Specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMA	NCE	•				
BW	-3dB Bandwidth	A <sub>V</sub> = +1		440		MHz
		A <sub>V</sub> = -1		445		MHz
		A <sub>V</sub> = +2		450		MHz
BW1	0.1dB Bandwidth	A <sub>V</sub> = +2		40		MHz
SR	Slew Rate	$V_{O}$ = -2.5V to +2.5V, A <sub>V</sub> = +2	3500	4500		V/µs
ts	0.1% Settling Time	V <sub>OUT</sub> = -2.5V to +2.5V, A <sub>V</sub> = +2		10		ns
e <sub>N</sub>	Input Voltage Noise			2		nV/√Hz
i <sub>N</sub>	Input Current Noise	f = 2kHz		12		pA/√Hz
dG	Differential Gain Error (Note 1)	A <sub>V</sub> = +2		0.01		%
dP	Differential Phase Error (Note 1)	A <sub>V</sub> = +2		0.01		٥
DC PERFORMA	NCE					
V <sub>OS</sub>	Offset Voltage		-8	+3	+8	mV
T <sub>C</sub> V <sub>OS</sub>	Input Offset Voltage Temperature Coefficient	Measured from $T_{MIN}$ to $T_{MAX}$		5		µV/°C
A <sub>E</sub>	Gain Error	$V_{O}$ = -3V to +3V, R <sub>L</sub> = 150 $\Omega$		0.7	2.5	%
R <sub>F</sub> , R <sub>G</sub>	Internal $R_{F}$ and $R_{G}$			325		Ω
INPUT CHARAC	CTERISTICS					
CMIR	Common Mode Input Range		±3	±3.3		V
+I <sub>IN</sub>	+ Input Current			2	8	μA
R <sub>IN</sub>	Input Resistance	at I <sub>N</sub> +		0.7		MΩ
C <sub>IN</sub>	Input Capacitance			1		pF
OUTPUT CHAR	ACTERISTICS					
V <sub>O</sub>	Output Voltage Swing	$R_L = 150\Omega$ to GND	±3.6	±3.8		V
		$R_L = 1k\Omega$ to GND	±3.8	±4.0		V
I <sub>OUT</sub>	Output Current	$R_L = 10\Omega$ to GND	100	135		mA
SUPPLY						
I <sub>SON</sub>	Supply Current - Enabled (per amplifier)	No load, V <sub>IN</sub> = 0V	3.18	3.7	4.35	mA
ISOFF	Supply Current - Disabled (per amplifier)	No load, V <sub>IN</sub> = 0V		9	25	μA
PSRR	Power Supply Rejection Ratio	DC, V <sub>S</sub> = ±4.75V to ±5.25V		75		dB

## **Electrical Specifications** $V_{S}$ + = +5V, $V_{S}$ - = -5V, $R_{L}$ = 150 $\Omega$ , $T_{A}$ = +25°C Unless Otherwise Specified. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
ENABLE	·	•				
t <sub>EN</sub>	Enable Time			280		ns
t <sub>DIS</sub>	Disable Time (Note 2)			560		ns
IIHCE	CE Pin Input High Current	CE = V <sub>S</sub> +	-1	5	25	μA
I <sub>ILCE</sub>	CE Pin Input Low Current	CE = V <sub>S</sub> -	+1		-1	μA
VIHCE	CE Input High Voltage for Power-down		V <sub>S</sub> + -1			V
V <sub>ILCE</sub>	CE Input Low Voltage for Enable				V <sub>S</sub> + -3	V

NOTES:

1. Standard NTSC test, AC signal amplitude =  $286mV_{P-P}$ , f = 3.58MHz

2. Measured from the application of the CE logic signal until the output voltage is at the 50% point between initial and final values

## **Pin Descriptions**

EL5108 (SO8)	EL5108 (SOT23-6)	EL5308 (SO16, QSOP16)	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
1, 5		6, 11	NC	Not connected	
2	4	9, 12, 16	IN-	Inverting input	
3	3	1, 5, 8	IN+	Non-inverting input	(Reference Circuit 1)
4	2	3	VS-	Negative supply	
6	1	10, 13, 15	OUT	Output	
7	6	14	VS+	Positive supply	
8	5	2, 4, 7	CE	Chip enable	

## **Typical Performance Curves**

11

9

7

5

3

1

100k

GAIN (dB)

 $V_S = \pm 5V$ 

R<sub>L</sub> = 150Ω

 $A_V = 2$ 





FIGURE 1. FREQUENCY RESPONSE



**FIGURE 2. PHASE RESPONSE** 




FIGURE 3. FREQUENCY RESPONSE vs OUTPUT VOLTAGE






FIGURE 5. FREQUENCY RESPONSE FOR VARIOUS CL







### Typical Performance Curves (Continued)




FIGURE 7. INPUT TO OUTPUT ISOLATION vs FREQUENCY (FOR DISABLE MODE)




FIGURE 9. VOLTAGE AND CURRENT NOISE vs FREQUENCY




FIGURE 11. BANDWIDTH vs SUPPLY VOLTAGE




FIGURE 8. OUTPUT IMPEDENCE vs FREQUENCY




FIGURE 10. POWER SUPPLY REJECTION RATIO vs FREQUENCY




FIGURE 12. PEAKING vs SUPPLY VOLTAGE

## Typical Performance Curves (Continued)




FIGURE 13. DISTORTION vs FREQUENCY




FIGURE 14. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 15. LARGE SIGNAL RESPONSE




FIGURE 17. DISABLED RESPONSE




FIGURE 16. SMALL SIGNAL RESPONSE




FIGURE 18. ENABLED RESPONSE

## Typical Performance Curves (Continued)




FIGURE 19. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Applications Information

### **Product Description**

The EL5108 and EL5308 are fixed gain amplifiers that offer a wide -3dB bandwidth of 450MHz and a low supply current of 3.5mA per amplifier. They work with supply voltages ranging from a single 5V to 10V and they are also capable of swinging to within 1.2V of either supply on the output. These combinations of high bandwidth, low power, and high slew rate make the EL5108 and EL5308 the ideal choice for many low-power/high-bandwidth applications such as portable, handheld, or battery-powered equipment.

For varying bandwidth and higher gains, consider the EL5166 with 1GHz on a 9mA supply current or the EL5164 with 600MHz on a 3.5mA supply current. Versions include single, dual, and triple amp packages with 6 Ld SOT-23, 16 Ld QSOP, and 8 Ld SOIC or 16 Ld SOIC outlines.

# Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, good printed circuit board layout is necessary for optimum performance. Low impedance ground plane construction is essential. Surface mount components are recommended, but if leaded components are used, lead lengths should be as short as possible. The power supply pins must be well bypassed to reduce the risk of oscillation. The combination of a 4.7 $\mu$ F tantalum capacitor in parallel with a 0.01 $\mu$ F capacitor has been shown to work well when placed at each supply pin.

### Disable/Power-Down

The EL5108 and EL5308 amplifiers can be disabled and placing their outputs in a high impedance state. When disabled, the amplifier supply current is reduced to  $<25\mu$ A. The EL5108 and EL5308 are disabled when the  $\overline{CE}$  pin is pulled up to within 1V of the positive supply. Similarly, the

8




FIGURE 20. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

amplifier is enabled by floating or pulling its  $\overline{CE}$  pin to at least 3V below the positive supply. For ±5V supply, this means that the amplifier will be enabled when  $\overline{CE}$  is 2V or less, and disabled when  $\overline{CE}$  is above 4V. Although the logic levels are not standard TTL, this choice of logic voltages allow the EL5108 and EL5308 to be enabled by tying  $\overline{CE}$  to ground, even in 5V single supply applications. The  $\overline{CE}$  pins can be driven from CMOS outputs.

### Gain Setting

The EL5108 and EL5308 are built with internal feedback and gain resistors. The internal feedback resistors have equal value; as a result, the amplifier can be configured into gain of +1, -1, and +2 without any external resistors. Figure 21 shows the amplifier in gain of +2 configuration. The gain error is  $\pm 2\%$  maximum. Figure 22 shows the amplifier in gain-of-1 configuration. For gain of +1, IN+ and IN- should be connected together as shown in Figure 23. This configuration avoids the effects of any parasitic capacitance on the IN- pin. Since the internal feedback and gain resistors change with temperature and process, external resistor should not be used to adjust the gain settings.




FIGURE 21.  $A_V = +2$ 






FIGURE 22. A<sub>V</sub> = -1



# Supply Voltage Range and Single-Supply Operation

The EL5108 and EL5308 have been designed to operate with supply voltages having a span of greater than or equal to 5V and less than 12V. In practical terms, this means that they will operate on dual supplies ranging from  $\pm 2.5V$  to  $\pm 5V$ . With single-supply, they will operate from 5V to 10V.

As supply voltages continue to decrease, it becomes necessary to provide input and output voltage ranges that can get as close as possible to the supply voltages. The EL5108 and EL5308 have an input range which extends to within 2V of either supply. So, for example, on  $\pm$ 5V supplies, the input range is about  $\pm$ 3V. The output range is also quite large, extending to within 1V of the supply rail. On a  $\pm$ 5V supply, the output is therefore capable of swinging from -4V to +4V. Single-supply output range is larger because of the increased negative swing due to the external pull-down resistor to ground. Figure 24 shows an AC-coupled, gain of +2, +5V single supply circuit configuration.





### Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of  $150\Omega$ , because of the change in output current with DC level. Previously, good differential gain could only be achieved by running high idle currents through the output transistors (to reduce variations in output impedance). Special circuitry has been incorporated in the EL5108 and EL5308 to reduce the variation of output impedance with current output. This results in dG and dP specifications of 0.01% and 0.01°, while driving  $150\Omega$  at a gain of 2.

### **Output Drive Capability**

In spite of its low 3.5mA of supply current per amplifier, the EL5108 and EL5308 are capable of providing a maximum of  $\pm$ 130mA of output current.

### Driving Cables and Capacitive Loads

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, the back-termination series resistor will decouple the EL5108 and EL5308 from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. In these applications, a small series resistor (usually between  $5\Omega$  and  $50\Omega$ ) can be placed in series with the output to eliminate most peaking.

### **Current Limiting**

The EL5108 and EL5308 have no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

### **Power Dissipation**

With the high output drive capability of the EL5108 and EL5308, it is possible to exceed the +125°C Absolute Maximum junction temperature under certain very high load current conditions. Generally speaking when R<sub>L</sub> falls below about  $25\Omega$ , it is important to calculate the maximum junction temperature (T<sub>JMAX</sub>) for the application to determine if power supply voltages, load conditions, or package type need to be modified for the EL5108 and EL5308 to remain in the safe operating area. These parameters are calculated as follows:

 $T_{JMAX} = T_{MAX} + (\theta_{JA} \times n \times PD_{MAX})$ 

where:

T<sub>MAX</sub> = Maximum ambient temperature

 $\theta_{JA}$  = Thermal resistance of the package

n = Number of amplifiers in the package

PD<sub>MAX</sub> = Maximum power dissipation of each amplifier in the package

PD<sub>MAX</sub> for each amplifier can be calculated as follows:

$$\mathsf{PD}_{\mathsf{MAX}} = (2 \times \mathsf{V}_{\mathsf{S}} \times \mathsf{I}_{\mathsf{SMAX}}) + \left[ (\mathsf{V}_{\mathsf{S}} - \mathsf{V}_{\mathsf{OUTMAX}}) \times \frac{\mathsf{V}_{\mathsf{OUTMAX}}}{\mathsf{R}_{\mathsf{L}}} \right]$$

where:


V<sub>S</sub> = Supply voltage


I<sub>SMAX</sub> = Maximum supply current of 1A


V<sub>OUTMAX</sub> = Maximum output voltage (required)

R<sub>I</sub> = Load resistance

## Small Outline Package Family (SO)







### MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

		INCHES							
SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
А	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
Ν	8	14	16	16	20	24	28	Reference	-

Rev. M 2/07

NOTES:


1. Plastic or metal protrusions of 0.006" maximum per side are not included.


2. Plastic interlead protrusions of 0.010" maximum per side are not included.


3. Dimensions "D" and "E1" are measured at Datum Plane "H".

4. Dimensioning and tolerancing per ASME Y14.5M-1994

## SOT-23 Package Family







### **MDP0038**


SOT-23 PACKAGE FAMILY


	MILLIN				
SYMBOL	SOT23-5	SOT23-6	TOLERANCE		
А	1.45	1.45	MAX		
A1	0.10	0.10	±0.05		
A2	1.14	1.14	±0.15		
b	0.40	0.40	±0.05		
С	0.14	0.14	±0.06		
D	2.90	2.90	Basic		
E	2.80	2.80	Basic		
E1	1.60	1.60	Basic		
е	0.95	0.95	Basic		
e1	1.90	1.90	Basic		
L	0.45	0.45	±0.10		
L1	0.60	0.60	Reference		
Ν	5	6	Reference		
Rev. F 2/0					


#### NOTES:


- 1. Plastic or metal protrusions of 0.25mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. This dimension is measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 5. Index area Pin #1 I.D. will be located within the indicated zone (SOT23-6 only).
- 6. SOT23-5 version has no center lead (shown as a dashed line).

## Quarter Size Outline Plastic Packages Family (QSOP)









### **MDP0040**

QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

	INCHES				
SYMBOL	QSOP16	QSOP24	QSOP28	TOLERANCE	NOTES
A	0.068	0.068	0.068	Max.	-
A1	0.006	0.006	0.006	±0.002	-
A2	0.056	0.056	0.056	±0.004	-
b	0.010	0.010	0.010	±0.002	-
с	0.008	0.008	0.008	±0.001	-
D	0.193	0.341	0.390	±0.004	1, 3
E	0.236	0.236	0.236	±0.008	-
E1	0.154	0.154	0.154	±0.004	2, 3
е	0.025	0.025	0.025	Basic	-
L	0.025	0.025	0.025	±0.009	-
L1	0.041	0.041	0.041	Basic	-
N	16	24	28	Reference	-
				R	ev. F 2/07

NOTES:

1. Plastic or metal protrusions of 0.006" maximum per side are not included.

2. Plastic interlead protrusions of 0.010" maximum per side are not included.

- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

