Overvoltage Protectors with External pFET

ABSOLUTE MAXIMUM RATINGS

IN, GATE to GND...-0.3V to +30V
FLAG to GND ....-0.3V to +6V
Continuous Power Dissipation (T_A = +70°C)
  6-µDFN (derate 2.1mW/°C above 70°C).......................168mW

Operating Temperature Range ....-40°C to +85°C
Junction Temperature ....+150°C
Storage Temperature Range ....-65°C to +150°C
Lead Temperature (soldering, 10s) ....+300 °C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{IN} = +5V for MAX4923/MAX4924/MAX4925, V_{IN} = +4V for MAX4926, C_{GATE} = 500pF to IN, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

| PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Voltage Range	V_{IN}			1.8		28.0	V
Overvoltage Lockout Level	OVLO	V_{IN} rising	MAX4923	7.00	7.18	7.36	V
			MAX4924	6.00	6.16	6.31	
			MAX4925	5.50	5.65	5.79	
			MAX4926	4.35	4.46	4.57	
Overvoltage Lockout Hysteresis		MAX4923			65		mV
		MAX4924			55		
		MAX4925			50		
		MAX4926			40		
Undervoltage Lockout Level	UVLO	V_{IN} falling		2.378	2.439	2.500	V
Undervoltage Lockout Hysteresis					20		mV
IN Supply Current	I_{IN}	MAX4923/MAX4924/MAX4925			14	25	µA
		MAX4926			13	23	
GATE Voltage High	V_{OH}	$V_{IN} \geq 8V$, I_{SOURCE} = 0.1mA		V_{IN} - 0.2			V
GATE Pulldown Current	I_{PD}	V_{GATE} = V_{IN}		6.5	12		mA
FLAG Low Voltage	V_{OL}	I_{SINK} = 1mA				0.4	V
FLAG Leakage Current	I_{LKG}	V_{FLAG} = 5.5V		-1		+1	µA
TIMING CHARACTERISTICS							
Debounce Time	t_{DEB}	V_{UVLO} < V_{IN} < V_{OVLO}, time for GATE to go low (Figure 1)		10	20	34	ms
Gate Turn-on Time	t_{GON}	V_{GATE} = 5V to 0.5V (MAX4923/MAX4924/MAX4925) or V_{GATE} = 4V to 0.5V (MAX4926) (Figure 1)			0.6		µs
Gate Turn-Off Time	t_{GOFF}	V_{IN} rising at 1V/µs from 5V to 8V (MAX4923/MAX4924/MAX4925) or from 4V to 7V (MAX4926) to V_{GATE} = V_{IN} -0.5V (Figure 1)			5	20	µs
Flag Assertion Delay	t_{FLAG}	V_{IN} rising at 1V µs from 5V to 8V (MAX4923/MAX4924/MAX4925) or from 4V to 7V (MAX4926), to V_{FLAG} = 2.4V, R_{FLAG} = 10kΩ to 3V (Figure 1)			4.5		µs

**Note 1:** All devices are 100% tested at +25°C. Electrical limits across the full temperature range are guaranteed by design and characterization.

МАХІМ

MAX4923–MAX4926

Typical Operating Characteristics

(V_{IN} = +5V for MAX4923/MAX4924/MAX4925, V_{IN} = +4V for MAX4926 (pFET = Si6991DQ), T_A = +25°C, unless otherwise noted.)

SUPPLY CURRENT vs. INPUT VOLTAGE

MAX4925

MAX4926

GATE VOLTAGE vs. INPUT VOLTAGE

MAX4925

GATE-OUTPUT LOW VOLTAGE vs. GATE SINK CURRENT

V_{CC} = +2.5V

V_{CC} = +3.3V

V_{CC} = +5.5V

SUPPLY CURRENT vs. TEMPERATURE

MAX4926
V_{CC} = +4V

POWER-UP RESPONSE

V_{IN}

V_{GATE}

V_{FLAG}

20.0 ms

POWER-UP RESPONSE

V_{IN}

V_{OUT}

I_{IN}

V_{FLAG}

10.0ms

OVERVOLTAGE RESPONSE

V_{IN}

V_{GATE}

I_{GATE}

V_{FLAG}

20.0μs

POWER-UP OVERVOLTAGE RESPONSE

V_{IN}

V_{GATE}

V_{FLAG}

10.0ms

Overvoltage Protectors with External pFET

Pin Description

| PIN	NAME	FUNCTION
1	IN	Voltage Input. IN is both the power-supply input and the overvoltage/undervoltage sense input. Bypass IN to GND with a 1µF ceramic capacitor as close as possible to the device to enable ±15kV (HBM) ESD protection on IN.
2	GND	Ground
3	FLAG	Fault Indication Open-Drain Output. FLAG deasserts high during undervoltage and overvoltage lockout conditions. FLAG asserts low during normal operation.
4	GATE	pFET Gate Drive Output. GATE is driven high during a fault condition to turn off the external pFET. When $V_{UVLO} < V_{IN} < V_{OVLO}$, GATE is driven low and the external pFET is turned on.
5, 6	N.C.	No Connection. Not internally connected. Leave N.C. unconnected.

Functional Diagram



Figure 1. Timing Diagram

*MAXIM*

Figure 2. State Machine

Figure 3. MAX4926 Typical Operating Circuit

Detailed Description

The MAX4923–MAX4926 overvoltage protection controllers protect low-voltage systems against high-voltage faults of up to +28V when used with a -30V pFET. When the input voltage exceeds the OVLO threshold, these devices turn off the external pFET to prevent damage to protected components.

The typical overvoltage trip level is set to 7.18V (MAX4923), 6.16V (MAX4924), 5.65V (MAX4925), and 4.46V (MAX4926). When the supply drops below the UVLO threshold, the devices turn off the external pFET.

IN is ESD protected to ±15kV (Human Body Model) when bypassed with a 1µF ceramic capacitor to ground.

Undervoltage Lockout (UVLO)

The MAX4923–MAX4926 have a fixed 2.44V (typ) UVLO level. When V_{IN} is less than V_{UVLO}, GATE is high and FLAG is high.

Overvoltage Lockout (OVLO)

The MAX4923 has a 7.18V (typ) OVLO; the MAX4924 has a 6.16V (typ) OVLO; the MAX4925 has a 5.65V (typ) OVLO; and the MAX4926 has a 4.46V (typ) OVLO. When V_{IN} is greater than V_{OVLO}, GATE is high and FLAG is high.

FLAG Output

The open-drain FLAG output is used to signal to the host system that there is a fault with the input voltage. FLAG goes high during an overvoltage or undervoltage fault. Connect a pullup resistor from FLAG to the logic I/O voltage of the host system.

Device Operation

The MAX4923–MAX4926 have an on-board state machine to control device operation. A flowchart is shown in Figure 2. At initial power up, if $V_{IN} < V_{UVLO}$ or if $V_{IN} > V_{OVLO}$, both GATE and FLAG are high. When $V_{UVLO} < V_{IN} < V_{OVLO}$, an internal timer starts counting and the device enters its on state after a 20ms delay. At any time if V_{IN} drops below V_{UVLO} or above V_{OVLO}, both GATE and FLAG transition high.

Application Information

MAX4926 Application

In a typical application for the MAX4926, an external adapter with built-in battery charger is connected to IN and a battery is connected to the drain of the external FET. When the adapter is unplugged, IN is directly connected to the battery through the external FET. Since the battery voltage is typically greater than V_{UVLO}, the GATE voltage stays low and the device remains powered by the battery.

MOSFET Selection

The MAX4923–MAX4926 are designed for use with either a single pFET or dual pFETs in parallel. MOSFETs with $R_{DS(ON)}$ specified for a V_{GS} of -4.5V are recommended. For input supplies near the UVLO maximum of 2.5V, use a MOSFET specified for a lower V_{GS} voltage. Also, the V_{DS} must be -30V and the V_{GS} (max) must be higher than the V_{OVLO} (max) for the MOSFET to withstand the full +28V input range of the MAX4923–MAX4926.

Overvoltage Protectors with External pFET

Table 1. MOSFETS Suggestions

| PART	CONFIGURATON/ PACKAGE	V_{DS} MAX (V)	R_{ON} MAX (mΩ) at V_{GS} = -4.5V	MANUFACTURER
Si3993DV	Dual/TSOP-6	-30	245 each	
Si1433DH	Single/SOT-363	-30	260	
Si3983DV	Dual/TSOP-6	-20	110 each	Vishay Siliconix www.vishay.com
Si1413DH	Single/SOT-363	-20	115	
Si5933DC	Dual/1206-8	-20	110 each	
Si6991DQ	Dual/TSSOP-8	-30	68 each	

*Figure 4. Human Body ESD Test Model*

Figure 5. Human Body Model Current Waveform

IN Bypass Consideration

For most applications, bypass IN to GND with a 1µF ceramic capacitor. If the power source has significant inductance due to long lead length, take care to prevent overshoots due to the LC tank circuit and provide protection if necessary to prevent exceeding the 30V absolute maximum rating on IN.

ESD Test Conditions

The MAX4923–MAX4926 are ESD protected to ±15kV (typ) Human Body Model on IN when IN is bypassed to ground with a 1µF ceramic capacitor as close as possible to IN.

Human Body Model

Figure 4 shows the Human Body Model and Figure 5 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a 1.5kΩ resistor.

Chip Information

PROCESS: BiCMOS

MAXIM

Overvoltage Protectors with External pFET

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

6L UDFN.EPS

TOP VIEW

SIDE VIEW

BOTTOM VIEW

SECTION A-A

NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY. PACKAGE USES 2 CHARACTER PRODUCT CODE.
3. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.
4. CALENDAR YEAR BINARY DATE CODE (REFER TO PG. 2 TABLE 1 FOR TRANSLATION).
5. 6 WEEKLY DATE BINARY CODE (REFER TO PG. 2 TABLE 2 FOR TRANSLATION).
6. MATERIAL MUST COMPLY WITH BANNED AND RESTRICTED SUBSTANCES SPEC # 10-0131.
7. MEETS JEDEC MO-252 VARIATION WAAD.

SYMBOL	COMMON DIMENSIONS		
	MIN.	NOM.	MAX.
A	0.65	0.72	0.80
A1	--	0.20	--
A2	0.00	--	0.05
D	1.45	1.50	1.55
E	0.95	1.00	1.05
L	0.30	0.35	0.40
L1	0.00	--	0.08
L2	0.05	--	0.10
b	0.17	0.20	0.23
e	0.50 BSC.		
Pkg. Code	L611-1, L611-2		

DALLAS SEMICONDUCTOR /VI/AXI/VI

TITLE: PACKAGE OUTLINE, 6L uDFN, 1.5x1.0x0.8mm

APPROVAL | DOCUMENT CONTROL NO. 21-0147 | REV. E | 1/2

-DRAWING NOT TO SCALE-

TABLE 1   Translation Table for Calendar Year Code

Calendar Year	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014

Legend: ▨ Marked with bar   ☐ Blank space - no bar required

TABLE 2   Translation Table for Payweek Binary Coding

Payweek	06-11	12-17	18-23	24-29	30-35	36-41	42-47	48-51	52-05

Legend: ▨ Marked with bar   ☐ Blank space - no bar required

DALLAS SEMICONDUCTOR /VI/AXI/VI

TITLE: PACKAGE OUTLINE, 6L uDFN, 1.5x1.0x0.8mm

APPROVAL | DOCUMENT CONTROL NO. 21-0147 | REV. E | 2/2

-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Maxim Integrated]():
[MAX4924ELT+T]() [MAX4925ELT+T]() [MAX4926ELT+T]()