

Functional Block Diagram

Figure 1. ispLSI 8840 Functional Block Diagram (Perspective)

ispLSI 8000 Family Description (Continued)

any or all the Big Fast Megablocks in the device. This mechanism allows fast, efficient connections, both within the Big Fast Megablocks and between them.

Each GLB contains 20 macrocells and a fully populated, programmable AND-array with 82 logic product terms. The GLB has 44 inputs from the Big Fast Megablock Routing Pool which are available in both true and complement form for every product term. Up to 20 of these inputs can be switched to provide local feedback into the GLB for logic functions that require it. The 80 general-purpose product terms can be grouped into 20 sets of four and sent into a Product Term Sharing Array (PTSA) which allows sharing up to a maximum of 28 product terms for a single function. Alternatively, the PTSA can be bypassed for functions of four product terms or less.

The 20 registered macrocells in the GLB are driven by the 20 outputs from the PTSA or the PTSA bypass. Each macrocell contains a programmable XOR gate, a programmable register/latch/toggle flip-flop and the necessary clocks and control logic to allow combinatorial or registered operation. Each macrocell has two outputs, one output can be fed back inside the GLB to the ANDarray, while the other output drives both the Big Fast Megablock Routing Pool and the Global Routing Plane. This dual output capability from the macrocell allows efficient use of the hardware resources. One output can be a registered function for example, while the other output can be an unrelated combinatorial function.

Macrocell registers can be clocked from one of several global, local or product term clocks available on the device. A global, local and product term clock enable is also provided, eliminating the need to gate the clock to the macrocell registers. Reset and preset for the macrocell register is provided from both global and product term signals. The polarity of all of these control signals is selectable on an individual macrocell basis. The macrocell register can be programmed to operate as a D-type register, a D-type flow-through latch or a T-type flip flop.

The 20 outputs from the GLB can drive both the Big Fast Megablock Routing Pool within the Big Fast Megablock and the Global Routing Plane between the Big Fast Megablocks. The Big Fast Megablock Routing Pool contains general purpose tracks which interconnect the six GLBs within the Big Fast Megablock and dedicated tracks for the signals from the Big Fast Megablock I/O cells. The Global Routing Plane contains general purpose tracks that interconnect the Big Fast Megablocks and also carry the signals from the I/Os connected to the Global Routing Plane.

Control signals for the I/O cell registers are generated using an extra product term within each GLB, or using dedicated input pins. Each GLB has two extra product terms beyond the 80 available for the macrocell logic. The first additional product term is used as an optional shared product term clock for all the macrocells within the GLB. The second additional product term is then routed to an I/O Control Bus using a separate routing structure from the Big Fast Megablock Routing Pool and Global Routing Plane. Use of a separate control bus routing structure allows the I/O registers to have many control signals with no impact on the interconnection of the GLBs and Big Fast Megablocks. The I/O Control Bus is split into four quadrants, each servicing the I/O cell control requirements for one edge of the device. Signals in the control bus can be independently selected by any or all I/O cells to act as clock, clock enable, output enable, reset or preset.

Each Big Fast Megablock has 24 I/O cells. The Global Routing Pool has 144 I/O cells. Each I/O cell can be configured as a combinatorial input, combinatorial output, registered input, registered output or bidirectional I/O. I/O cell registers can be clocked from one of several global, local or product term clocks which are selected from the I/O control bus. A global and product term clock enable is also provided, eliminating the need for the user to gate the clock to the I/O cell registers. Reset and preset for the I/O cell register is provided from both global and product term signals. The polarity of all of these control signals is selectable on an individual I/O cell basis. The I/O cell register can be programmed to operate as a Dtype register or a D-type latch.

Inputs and outputs are PCI compatible. The input threshold is fixed at TTL levels. The output driver can source 4mA and sink 8mA. The output drivers have a separate VCCIO power supply which is independent of the main VCC supply for the device. This feature allows the output drivers to run from either 5V or 3.3V while the device logic is always powered from 5V. The output drivers also provide individually programmable edge rates and open drain capability. A programmable pullup resistor is provided to tie off unused inputs and a programmable bus-hold latch is available to hold tristate outputs in their last valid state until the bus is driven again by another device.

The ispLSI 8000 Family features 5V, non-volatile insystem programmability for both the logic and the interconnect structures, providing the means to develop truly reconfigurable systems. Programming is achieved

ispLSI 8000 Family Description (Continued)

through the industry standard IEEE 1149.1-compliant Boundary Scan interface using either the JTAG protocol or Lattice proprietary ISP protocol. Boundary Scan test is also supported through the same interface.

An enhanced, multiple cell security scheme is provided that prevents reading of the JEDEC programming file when secured. After the device has been secured using this mechanism, the only way to clear the security is to execute a bulk-erase instruction.

ispLSI 8840 Description

The ispLSI 8840 device has seven Big Fast Megablocks for a total of $7 \times 120 = 840$ macrocells.

Each Big Fast Megablock has a total of 24 I/O cells and the Global Routing Plane has a total of 144 I/O cells. This gives $(7 \times 24) + 144 = 312$ I/Os.

The total registers in the device is the sum of macrocells plus I/O cells, 840 + 312 = 1152 registers.

Embedded Tristate Bus

There is a 108-line embedded internal tristate bus as part of the Global Routing Plane (GRP), enabling multiple GLBs to drive the same tracks. This bus can be partitioned into various bus widths such as twelve 9-line buses, six 18-line buses or three 36-line buses. The GLBs can dynamically share a subset of the Global Routing Plane tracks. This feature eliminates the need to convert tristate buses to wide multiplexers on the programmable device. Up to 18 macrocells per GLB can participate in driving the embedded tristate bus. The remaining two macrocells per GLB are used to generate the internal tristate driver control signals on each data byte (with parity). The embedded tristate bus can also be configured as an extension of an external tristate bus using the bidirectional capability of the I/O cells connected to the Global Routing Plane. The Global Routing Plane I/Os 0-8 and 15-23 from each group (I/OGx as defined in the I/O Pin Location Table) can connect to the internal tristate bus as well as the unidirectional/nontristate global routing channels. I/Os 9-14 connect only to the global routing channel.

The embedded tristate bus has internal bus hold and arbitration features in order to make the function more "user friendly". The bus hold feature keeps the internal bus at the previously driven logic state when the bus is not driven to eliminate bus float. The bus arbitration is performed on a "first come, first served" priority. In other words, once a logic block drives the bus, other logic blocks cannot drive the bus until the first releases the bus. This arbitration feature prevents internal bus contention when there is an overlap between two bus enable signals. Typically, it takes about 3ns to resolve one bus signal coming off the bus to another bus signal driving the bus. The arbitration feature combined with the predictability of CPLD, makes the embedded tristate bus the most practical for the real world bus implementations.

Figure 2. ispLSI 8000 GLB Overview

Note: Macrocells 9 and 10 do not support Tristate Bus Feedback. Cell Controlled) **and Tristate Bus Feedback.** Cell Controlled)

Figure 3. ispLSI 8000 Macrocell Overview

*Not available for Macrocells 9 and 10. \otimes : Function Selector (E² Cell Controlled)

Specifications *ispLSI 8840*

Figure 4. ispLSI 8000 I/O Cell

 \oslash : Function Selector (E² Cell Controlled)

Output Control Organization

In addition to the data input and output to the I/O cells, each I/O cell can have up to six different I/O cell control signals. In addition to the internal OE control, the five control signals for each I/O cell consist of pin OE control, clock enable, clock input, asynchronous preset and asynchronous reset. All of the I/O control signals can be driven either from the dedicated external input pins or from the internal control bus.

The output enable of each I/O cell can be driven by 21 different sources – 16 from the output control bus, four from the Global OE pins and one from the Test OE pin. The Global OE signals and Test OE signal are driven from the dedicated external control input pins.

The 16-bit wide output control buses are organized in four different quadrants as shown in Figure 5. Since each GLB is capable of generating the output control signals, each of the output control bus signals can be driven from a unique GLB. The 42 GLBs can generate a total of 42 unique I/O control signals. Referring to Figure 2, the GLB generates its output control signal from control product term (PT81).

Figure 5 also illustrates how the quadrant clocks are routed to the appropriate quadrant I/O cells.

Figure 6. Boundary Scan Register Circuit for I/O Pins

*Internal power-up reset signal. Not connected to external reset pin.

Figure 7. Boundary Scan Register Circuit for Input-Only Pins

Figure 8. Boundary Scan Waveforms and Timing Specifications

Discontinued Product (PCN #02-00). Contact Rochester Electronics tor Availability. **Discontinued Product (PCN #02-06). Contact Rochester Electronics for Availability.** www.latticesemi.com/sales/discontinueddevicessales.cfm **www.latticesemi.com/sales/discontinueddevicessales.cfm**

Absolute Maximum Ratings 1,2

Max. Junction Temp. (T_J) with Power Applied ... 140 $^{\circ}$ C

- 1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).
- 2. Compliance with the Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM is a requirement.

DC Recommended Operating Condition

Table 2-0005/8840

Capacitance (T_A=25[°]C,f=1.0 MHz)

Table 2-0006/8840

Erase/Reprogram Specification

Table 2-0008/3320

Switching Test Conditions

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (See Figure 9)

DC Electrical Characteristics

Over Recommended Operating Conditions

1. One output at a time for a maximum duration of one second. $V_{\rm OUT}$ = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested. Table 2-0007/8840

2. Measured using 42 20-bit counters.

3. Typical values are at $\rm V_{CC}$ = 5V and T $_{\rm A}$ = 25°C.

4. Maximum I_{CC} varies widely with specific device configuration and operating frequency.

*CL includes Test Fixture and Probe Capacitance.

0213A/8840

External Switching Characteristics1

Over Recommended Operating Conditions

1. Unless noted otherwise, all parameters use PTSA and CLK0.

2. Refer to Timing Model in this data sheet for further details.

3. Standard 20-bit counter with local feedback.

4. Refer to Switching Test Conditions section.

Internal Timing Parameters

Internal Timing Parameters

1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to Timing Model in this data sheet for further details.

tgmrst 85 Global GLB Register Reset $\begin{vmatrix} - & 4 & - & 5.1 & - & 7.6 \end{vmatrix}$ ns tgiorst 86 Global I/O Cell Register Reset $\begin{vmatrix} - & 4.6 & - & 5.9 & - & 8.8 & \text{ns} \\ - & 4.6 & - & 5.9 & - & 8.8 & \text{ns} \end{vmatrix}$

Specifications *ispLSI 8840*

ispLSI 8840 Timing Model

Example Timing Calculations

```
tpd1 = (BFM Input Path Delay) + (GLB Delay) + (Output Path Delay)
         = (tidcom + tibp + tbfmi) + (tandhs + t4ptcom + tmbp) + (tbfmm + tbcom + tobp + todcom + tslf)
         =(\#23 + \#26 + \#61) + (\#39 + \#42 + \#45) + (\#64 + \#69 + \#25 + \#35 + \#37)=(0.1 + 0.2 + 0.2) + (3.6 + 0.2 + 0.0) + (1.9 + 0.5 + 0.0 + 1.7 + 0.0)= 8.4 ns
tpd (within BFM)
         = (BFM Delay) + (GLB Delay)
         = (tbfmm) + (tandhs + t4ptcom + tmbp)
         = (#64) + (#39 + #42 + #45)
         = (1.9) + (3.6 + 0.2 + 0.0)= 5.7 ns
tpd (between BFMs)
         = (GRP Delay) + (BFM Delay) + (GLB Delay)
         = (tgrpm) + (tbfmg) + (tandhs + t4ptcom + tmbp)
         = (#65) + (#67) + (#39 + #42 + #45)
         = (2.0) + (1.6) + (3.6 + 0.2 + 0.0)= 7.4 ns
BFM I/O to internal tri-state Enable/Disable
         = (BFM Input Path Delay) + (GLB Delay, 1PT) + (Tri-state Control Delay)
         = (tidcom + tibp + tbfmi) + (tandhs + t1pt + tmbp) + (tgrpmz)
         = (#23 + #26 + #61) + (#39 + #41 + #45) + (#66)
         =(0.1 + 0.2 + 0.2) + (3.6 + 3.6 + 0.0) + (4.0)= 11.7 ns
tsu1 = (BFM Input Path Delay) + (GLB Setup Time) - (Min. Global Clock Delay)
         = (tidcom + tibp + tbfmi) + (tandhs + t4ptreg + tmsu) – (tgck min)
         = (\#23 + \#26 + \#61) + (\#39 + \#43 + \#48) - (\#78)=(0.1 + 0.2 + 0.2) + (3.6 + 3.4 + 0.4) - (2.9)= 5 ns
1/Fmax = (Global Clk to MC Output) + (Local Feedback) + (GLB Setup Time)
         = (tmco) + (tfloc) + (tandhs + tptsa + tmsu)
         = (\#47) + (\#54) + (\#39 + \#44 + \#48)= (0.2) + (1.1) + (3.6 + 3.7 + 0.4)= 9 ns
Fmax = 111 MHz
```
Note: Calculations are based upon timing specifications for the ispLSI 8840-110L

Power Consumption

Power consumption in the ispLSI 8840 device depends on two primary factors: the speed at which the device is operating and the number of product terms used. The product terms have a fuse-selectable speed/power tradeoff setting. Each group of four product terms has a single speed/power tradeoff control fuse that acts on the complete group of four. The fast "high-speed" setting

operates product terms at their normal full power consumption. For portions of the logic that can tolerate longer propagation delays, selecting the slower "lowpower" setting will significantly reduce the power dissipation for these product terms. Figure 10 shows the relationship between power and operating speed.

Figure 10. Typical Device Power Consumption vs fmax

ICC can be estimated for the ispLSI 8840 using the following equation:

 $ICC = 48.0 + (\# of)$ Turbo PTs $*$ 0.346) + (# of Non-Turbo PTs $*$ 0.165) + (# of Macrocells Used $*$ fmax $*$ AF $*$ 0.049) # of Turbo PTs = Number of Turbo Product Terms Used in Design # of Non-Turbo PTs = Number of Non-Turbo Product Terms Used in Design fmax = Maximum Operating Frequency

$$
AF (Activity Factor) = \frac{Average Marcel Toggle Frequency}{Fmax}
$$

Note: An Activity Factor of 1.0 means all macrocell registers toggle at Fmax. An Activity Factor of 0.5 means the average macrocell registers toggle at half of fmax.

The I_{CC} estimate is based on typical conditions ($V_{CC} = 5.0V$, room temperature) and an assumption of two GLB loads on average exists. These values are for estimates only. Since the value of $\log c$ is sensitive to operating conditions and the program in the device, the actual I_{CC} should be verified.

0127/8840

Signal Descriptions

1. NC pins are not to be connected to any active signals, VCC or GND.

Signal Locations (432-Ball BGA Package)

1. NC pins are not to be connected to any active signals, VCC or GND.

Discontinued Product (PCN #02-06). Contact Rochester Electronics for Availability. **Discontinued Product (PCN #02-06). Contact Rochester Electronics for Availability.** www.latticesemi.com/sales/discontinueddevicessales.cfm **www.latticesemi.com/sales/discontinueddevicessales.cfm**

Specifications *ispLSI 8840*

Specifications *ispLSI 8840*

Signal Configuration

ispLSI 8840 432-Ball BGA Signal Diagram

Part Number Description

Ordering Information

COMMERCIAL

Table 2-0041/8840

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Lattice](http://www.mouser.com/Lattice-Semiconductor):

[ISPLSI8840-90LB432](http://www.mouser.com/access/?pn=ISPLSI8840-90LB432) [ISPLSI8840-110LB432](http://www.mouser.com/access/?pn=ISPLSI8840-110LB432) [ISPLSI8840-60LB432](http://www.mouser.com/access/?pn=ISPLSI8840-60LB432)