ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +6V	Operating Temperature Range40°C to +85°C
All Other Pins to GND (Note 1)0.3V to (V _{DD} + 0.3V)	Junction Temperature+150°C
Continuous Power Dissipation (T _A = +70°C)	Storage Temperature Range65°C to +150°C
8-Pin SOT23 (derate 8.7mW/°C above +70°C)696mW	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.7 \text{V to } +5.5 \text{V}, \text{REF} = V_{DD}, \text{T}_A = \text{T}_{MIN} \text{ to } \text{T}_{MAX}, \text{ unless otherwise noted. Typical values are at } \text{T}_A = +25 ^{\circ}\text{C.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						
Resolution	N		8			Bits
Integral Nonlinearity	INL	I _{LOAD} = 250µA (Note 2)		±0.3	±1	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic, I _{LOAD} = 250µA (Note 2)		±0.2	±1	LSB
Total Unadjusted Error	TUE			±1		LSB
Zero-Code Offset	Vzs			10		mV
Zero-Code Temperature Coefficient	TCvzs			100		μV/°C
Dawar Curally Deigation Datio	PSRR	$4.5V \le V_{DD} \le 5.5V$, $V_{REF} = 4.096V$, $I_{LOAD} = 250\mu A$		1		ma) //\ /
Power Supply Rejection Ratio	PSKK	$2.7V \le V_{DD} \le 3.6V$, $V_{REF} = 2.4V$, $I_{LOAD} = 250\mu A$		1		mV/V
REFERENCE INPUT	1					
Reference Input Voltage Range			GND		V _{DD}	V
Reference Input Capacitance				25		рF
Reference Input Resistance	R _{REF}	(Note 3)	8	16		kΩ
Reference Input Resistance (Shutdown Mode)				50		МΩ
DAC OUTPUTS						
Output Voltage Range		ILOAD = 0	0		REF	V
Capacitive Load at OUT_					100	рF
Output Resistance				500		Ω
DIGITAL INPUTS	•					
Input High Voltage	VIH		0.7 x V _{DD}			V
Input Low Voltage	V _{IL}			0	.3 x V _{DD}	V
Input Current	I _{IN}	$V_{IN} = 0 \text{ or } V_{DD}$		0.1	±10	μΑ
Input Capacitance	CIN	(Note 4)			10	рF

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7 \text{V to } +5.5 \text{V}, \text{ REF} = V_{DD}, \text{ T}_{A} = \text{T}_{MIN} \text{ to T}_{MAX}, \text{ unless otherwise noted. Typical values are at T}_{A} = +25 ^{\circ}\text{C.})$

PARAMETER	SYMBOL	C	ONDITIONS	MIN	TYP	MAX	UNITS		
DYNAMIC PERFORMANCE	•			•					
Voltage Output Slew Rate	SR	C _L = 100pF			0.15		V/µs		
Voltage Output Settling Time		To $\pm \frac{1}{2}$ LSB, C _L = 100pF 50							
Digital Feedthrough and Crosstalk		All zeros to all one	es .		0.25		nV-s		
POWER SUPPLY	•			•			•		
Supply Voltage Range	V _{DD}			2.7		5.5	V		
Supply Current	loo	All inputs = 0	$V_{DD} = +5.5V$		150	275			
Supply Current	IDD	All lilputs = 0	$V_{DD} = +3.6V$		100	220	μΑ		
Shutdown Supply Current		$V_{DD} = +5.5V$ 0.6							

TIMING CHARACTERISTICS


(Figure 3, V_{DD} = +2.7V to +5.5V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SERIAL INTERFACE TIMING			•			
CS Fall to SCLK Rise Setup Time	tcss		50			ns
SCLK Rise to CS Rise Setup Time	tcsh		50			ns
DIN to SCLK Rise Setup Time	t _{DS}		20			ns
DIN to SCLK Rise Hold Time	tDH		20			ns
SCLK Pulse Width High	tсн		20			ns
SCLK Pulse Width Low	t _{CL}		20			ns
CS Pulse Width High	tcspwh		50			ns

- **Note 1:** The outputs may be shorted to V_{DD} or GND if the package power dissipation is not exceeded. Typical short-circuit current to GND is 70mA.
- **Note 2:** Reduced digital code range (code 24 through code 232) is due to swing limitations of the output amplifiers. See *Typical Operating Characteristics*.
- **Note 3:** Reference input resistance is code-dependent. The lowest input resistance occurs at code 55hex. See the *Reference Input* section.
- Note 4: Guaranteed by design. Not production tested.

Typical Operating Characteristics


 $(V_{DD} = +3V, T_A = +25^{\circ}C, unless otherwise noted.)$



Typical Operating Characteristics (continued)


 $(V_{DD} = +3V, T_A = +25^{\circ}C, unless otherwise noted.)$

LARGE-SIGNAL OUTPUT STEP RESPONSE




 $\begin{array}{c} 10\mu s/div \\ V_{REF} = V_{DD} = +3V \\ R_L = 10k\Omega,\, C_L = 100pF \end{array}$

POWER-UP OUTPUT GLITCH




 $\begin{array}{c} 100\mu s/div \\ V_{DD} = 0 \text{ TO 5V} \\ \text{RISE TIME} = \text{FALL TIME} = 10\mu s \end{array}$

NEGATIVE SETTLING TIME




 $V_{DD}=REF=+3V$ $R_L=10k\Omega,\,C_L=100pF$ ALL DATA BITS OFF TO ALL DATA BITS ON

CLOCK FEEDTHROUGH




POWER-UP OUTPUT GLITCH



$$\label{eq:VDD} \begin{split} &2\text{ms/div} \\ &V_{DD} = 0 \text{ TO 5V} \\ &\text{RISE TIME} = \text{FALL TIME} = 1\text{ms} \end{split}$$


POSITIVE SETTLING TIME



 V_{DD} = REF = +3V R_L = 10k Ω , C_L =100pF ALL DATA BITS OFF TO ALL DATA BITS ON

Typical Operating Characteristics (continued)

 $(V_{DD} = +3V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



Pin Description

PIN	NAME	FUNCTION
1	CS	Chip Select. Active-Low. Enables data to be shifted into the 16-bit shift register. Programming commands are executed at the rising edge of $\overline{\text{CS}}$.
2	GND	Ground
3	V _{DD}	Positive Power Supply (+2.7V to +5.5V). Bypass with 0.22µF to GND.
4	SCLK	Serial Clock Input
5	OUTA	DAC A Output Voltage (Buffered)
6	OUTB	DAC B Output Voltage (Buffered)
7	REF	Reference Input for DAC A and DAC B (Optional: Bypass with 0.1µF to GND)
8	DIN	Serial Data Input of the 16-Bit Shift Register. Data is clocked into the register on the rising edge of SCLK.

Detailed Description

Analog Section

The MAX5223 contains two 8-bit, voltage output DACs. The DACs are "inverted" R-2R ladder networks. They use complementary switches that convert 8-bit digital inputs into equivalent analog output voltages in proportion to the applied reference voltage.

The MAX5223 has one reference input that is shared by DAC A and DAC B. The device includes output buffer amplifiers for both DACs and input logic for simple microprocessor (μ P) and CMOS interfaces. The power supply range is from +5.5V down to +2.7V.

Reference Input and DAC Output Range

The voltage at REF sets the full-scale output of the DACs. The input impedance of the REF input is codedependent. The lowest value, approximately $8k\Omega$, occurs when the input code is 01010101 (55hex). The typical value of $50M\Omega$ occurs when the input code is zero.

In shutdown mode, the selected DAC output is set to zero, while the value stored in the DAC register remains unchanged. This removes the load from the reference input to save power. Bringing the MAX5223 out of shutdown mode restores the DAC output voltage. Since the input resistance at REF is code-dependent, the DAC's reference source should have an output impedance of no more than 5Ω to meet accuracy specifications and to avoid crosstalk. The input capacitance at the REF




Figure 1. DAC Simplified Circuit Diagram

pin is also code dependent and typically does not exceed 25pF.

The reference voltage on REF can range anywhere from GND to V_{DD} . See the *Output Buffer Amplifier* section for more information. Figure 1 is the DAC simplified circuit diagram.

Output Buffer Amplifiers

DAC A and DAC B voltage outputs are internally buffered. The buffer amplifiers have a Rail-to-Rail $^{\otimes}$ (GND to V_{DD}) output voltage range.

Both DAC output amplifiers can source and sink up to 1mA of current. The amplifiers are unity-gain stable with a capacitive load of 100pF or smaller. The slew rate is typically 0.15V/µs.

Shutdown Mode

When programmed to shutdown mode, the outputs of DAC A and DAC B are passively pulled to GND with a series $5k\Omega$ resistor. In shutdown mode, the REF input is high impedance ($50M\Omega$ typ) to conserve current drain from the system reference; therefore, the system reference does not have to be powered down.

Coming out of shutdown, the DAC outputs return to the values kept in the registers. The recovery time is equivalent to the DAC settling time.

Serial Interface

An active low chip select (\overline{CS}) enables the shift register to receive data from the serial data input. Data is clocked into the shift register on every rising edge of the serial clock signal (SCLK). The clock frequency can be as high as 25MHz.

Data is sent by the most significant bit (MSB) first and can be transmitted in one 16-bit word. The write cycle can be segmented when \overline{CS} is kept active (low) to allow, for example, two 8-bit wide transfers. After clocking all 16 bits into the input shift register, the rising edge of \overline{CS} updates the DAC outputs and the shutdown status. DACs cannot be simultaneously updated to different digital values because of their single buffered structure.

Serial Input Data Format and Control Codes

Table 1 lists the serial input data format and Table 2 lists the programming commands. The 16-bit input word consists of an 8-bit control byte and an 8-bit data byte. The 8-bit control byte is not decoded internally. Every control bit performs one function. Data is clocked

[®]Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

in starting with UB1 (uncommitted bit), followed by the remaining control bits and the data byte. The least significant bit (LSB) of the data byte (D0) is the last bit clocked into the shift register (Figure 2).

Table 3 is an example of a 16-bit input word. It performs the following functions:

- 80 hex (128 decimal) loaded into DAC registers A and B.
- · DAC A and DAC B are active.

Table 4 shows code examples and how to calculate their corresponding outputs.

Table 1. Input Shift Register

	D0*	DAC Data Bit 0 (LSB)				
	D1	DAC Data Bit 1				
ပ	D2	DAC Data Bit 2				
DATA BITS	D3	DAC Data Bit 3				
TA	D4	DAC Data Bit 4				
2	D5	DAC Data Bit 5				
	D6	DAC Data Bit 6				
	D7	DAC Data Bit 7 (MSB)				
	LA	Load Reg DAC A, Active-High				
တ	LB	Load Reg DAC B, Active-High				
CONTROL BITS	UB4	Uncommitted Bit 4				
0F	SA	Shutdown, Active-High				
ITR	SB	Shutdown, Active-High				
NO.	UB3	Uncommitted Bit 3				
	UB2	Uncommitted Bit 2				
	UB1**	Uncommitted Bit 1				

^{*}Clocked in last




Figure 2. 3-Wire Serial-Interface Timing Diagram

^{**}Clocked in first

Table 2. Serial-Interface Programming Commands

	CONTROL										DA	TA				FUNCTION
UB1	UB2	UB3	SB	SA	UB4	LB	LA	D7 MSB	D6	D5	D4	D3	D2	D1	D0 LSB	FUNCTION
Х	Х	1	*	*	0	0	0	Х	Χ	Х	Χ	Х	Х	Х	Х	No Operation to DAC Registers
Х	Х	1	*	*	0	0	0			•	•	•	•		•	Unassigned Command
Х	Х	1	*	*	0	1	0			8-	Bit DA	AC Da	ıta		Load Register to DAC B	
Х	Х	1	*	*	0	0	1			8-	Bit DA	AC Da	ıta			Load Register to DAC A
Х	Х	1	*	*	0	1	1			8-	Bit DA	AC Da	ıta			Load Both DAC Registers
Х	Х	1	0	0	0	*	*	Х	Χ	Х	Х	Х	Х	Х	Х	All DACs Active
Х	Х	1	0	0	0	*	*	Х	Χ	Х	Х	Х	Х	Х	Х	Unassigned Command
Х	Х	1	1	0	0	*	*	Х	X X X X X X X X Shutdown					Shutdown		
Х	Х	1	0	1	0	*	*	Х	Χ	Х	Х	Х	Х	Х	Х	Shutdown
Х	Х	1	1	1	0	*	*	Х	Χ	Х	Χ	Χ	Х	Χ	Х	Shutdown

X = Don't care.

Table 3. Example of a 16-Bit Input Word

_	LOADED IN FIRST IN LAST														
UB1	UB2	UB3	SB	SA	UB4	LB	LA	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	1	0	0	0	1	1	1	0	0	0	0	0	0	0

Digital Inputs

The digital inputs are compatible with CMOS logic. Supply current increases slightly when toggling the logic inputs through the transition zone between $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.

Microprocessor Interfacing

The MAX5223 serial interface is compatible with MICROWIRE, SPI, and QSPI. For SPI, clear the CPOL and CPHA bits (CPOL = 0 and CPHA = 0). CPOL = 0 sets the inactive clock state to zero, and CPHA = 0

changes data at the falling edge of SCLK. This setting allows SPI to run at full clock speeds. If a serial port is not available on your μP , three bits of a parallel port can be used to emulate a serial port by bit manipulation. Minimize digital feedthrough at the voltage outputs by operating the serial clock only when necessary.

^{* =} Not shown, for the sake of clarity. The functions of loading and shutting down the DACs and programming the logic can be combined in a single command.




Figure 3. Detailed Serial-Interface Timing Diagram

Applications Information

The MAX5223 is specified for single-supply operation with V_{DD} ranging from +2.7V to +5.5V, covering all commonly used supply voltages in +3V and +5V systems.

Initialization

An internal POR circuit forces the outputs to zero scale and initializes all internal registers to zero. Perform an initial write operation to set the outputs to the desired voltage at power-up.

Power-Supply and Ground Management

GND should be connected to the highest quality ground available. Bypass V_{DD} with a 0.1µF to 0.22µF capacitor to GND. The reference input can be used without bypassing. For optimum line- and load-transient response and noise performance, bypass the reference input with 0.1µF to 4.7µF to GND. Careful PC board layout minimizes crosstalk among DAC outputs, the reference, and digital inputs. Separate analog lines with ground traces between them. Make sure that high-frequency digital lines are not routed in parallel to analog lines.

_Chip Information

TRANSISTOR COUNT: 1480

PROCESS TECHNOLOGY: BICMOS

Table 4. Code Table


	I	DAC	со	NTE	NTS	ANALOG		
D7	D6	D5	D4	D3	D2	D1	D0	OUTPUT
1	1	1	1	1	1	1	1	+REF $\times \left(\frac{255}{256}\right)$
1	0	0	0	0	0	0	1	+REF $\times \left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$+REF \times \left(\frac{128}{256}\right) = + \frac{REF}{2}$
0	1	1	1	1	1	1	1	+REF $\times \left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	+REF $\times \left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	OV

Note

1LSB = REF ×
$$2^{-8}$$
 = REF × $\left(\frac{1}{256}\right)$

ANALOG OUTPUT = REF
$$\times \left(\frac{D}{256}\right)$$
 where D = decimal value of digital input

Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX5223EKA+T