ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND, unless	otherwise noted.)		
V+	0.3V to +44V	Peak Current into Any Terminal	±50mA
V	+0.3V to -44V	Continuous Power Dissipation (T _A = +70	D°C)
V+ to V	0.3V to +44V	Plastic DIP (derate 10.53mW/°C above	e +70°C)842mW
Digital Inputs	(V+ + 0.3V) to (V 0.3V)	Wide SO (derate 9.52mW/°C above +	70°C) 762mW
Input Overvoltage with Mux Power Or	1	CERDIP (derate 10.00mW/°C above +	70°C)800mW
V+ = +15V	+25V	Operating Temperature Ranges	
V- = -15V	25V	MAX35_C	0°C to +70°C
Input Overvoltage with Mux Power Of	f	MAX35_E	40°C to +85°C
V+ = 0V	+40V	MAX35_M	55°C to +125°C
V- = 0V	40V	Storage Temperature Range	65°C to +150°C
Continuous Current into Any Terminal	±30mA	Lead Temperature (soldering, 10sec)	+300°C
Stresses hevond those listed under "Absolu	ite Maximum Ratings" may cause i	nermanent damage to the device. These are stres	s ratings only and functiona

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V+ = +15V, V- = -15V, GND = 0V, VAH = VENH = 2.4V, VAL = VENL = 0.8V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS				MIN	TYP	MAX	UNITS		
SWITCH	1										
Analog Signal Range		(Note 1)			(V+ - 40)		(V- + 40)	V			
Fault-Free Analog Signal Range	V _{COM} , V _{NO}	V+ = +15V, V- = -15V (Note 1)				-12		12	V		
O - Postalo				T _A = +25°C			285	350			
On-Resistance (Note 2)	Ron	I _{NO} = 1.0mA, V _{COM}	= ±10V	TA = TMIN	C, E			450	Ω		
(14010-2)				to T _{MAX}	М			500			
On-Resistance Matching	ΔR _{ON}	I _{NO} = 1.0mA, V _{COM} = ±10V		$T_A = +25^{\circ}C$			7	12	0		
Between Channels	ARON	(Note 3)	(Note 3) $T_A = T_{MIN} \text{ to } T_{MA}$		Тмах			15	52		
NO OTI I O		Vcom = ∓10V,		$T_A = +25^{\circ}C$	C -0.5		0.01	0.5			
NO-Off Leakage Current (Note 4)	I _{NO} (OFF)	$V_{NO} = \pm 10V$		T _A = T _{MIN}	C, E	-5.0		5.0	nA		
(Note 1)		VEN = 0V		to T _{MAX}	М	-50		50			
		V _{COM} = ∓10V,		$T_A = +25^{\circ}C$		-0.5	0.02	0.5			
		$V_{NO} = \pm 10V$	MAX354	TA = TMIN	C, E	-25		25			
COM-Off Leakage Current	loom/off)	$V_{EN} = 0V$		to T _{MAX}	М	-100		100	nΛ		
(Note 4)	ICOM(OFF)	$V_{COM} = \pm 10V$		$T_A = +25^{\circ}C$		-0.5	0.02	0.5	I IIA		
		V _{NO} = ∓10V,	MAX355	TA = TMIN	C, E	-15		15			
		$V_{EN} = 0V$		to T _{MAX}	М	-50		50			
				$T_A = +25^{\circ}C$	•	-0.5	0.02	0.5			
COM-On Leakage Current		$V_{COM} = \pm 10V$	MAX354	T _A = T _{MIN}	C, E	-30		30	V Ω		
	loovvo::	$V_{NO} = \pm 10V$		to T _{MAX}	М	-200		200	nΛ		
(Note 4)	ICOM(ON)	sequence each		T _A = +25°C		-0.5	0.02	0.5	IIA		
		switch on	MAX355	$T_A = T_{MIN}$	C, E	-15		15			
				to T _{MAX}	М	-100		100			

ELECTRICAL CHARACTERISTICS (continued) (V+ = +15V, V- = -15V, GND = 0V, VAH = VENH = 2.4V, VAL = VENL = 0.8V, TA = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
FAULT								
Output Leakage Current		$V_D = 0V$	T _A = +25°C	-5	0.01	5	nA	
(with Overvoltage)		analog overvoltage = ±33V	TA = TMIN to TMAX	-2		2	μΑ	
Input Leakage Current		V 25V V- 10V	$T_A = +25^{\circ}C$	-0.1	0.001	0.1		
(with Overvoltage)		$V_{IN} = \pm 25V, V_{O} = \pm 10V$	TA = TMIN to TMAX	-2		2	μA	
Input Leakage Current		$V_{IN} = \pm 25V$, $V_{EN} = V_{O} = 0V$,	T _A = +25°C	-0.1	0.001	0.1		
(with Power Supplies Off)		$V_{A0} = V_{A1} = V_{A2} = 0V \text{ or } 5V$	TA = TMIN to TMAX	-2		2	μA	
DIGITAL LOGIC INPUT	1							
Logic High Input Voltage	V _{A_H} , V _{ENH}		$T_A = T_{MIN}$ to T_{MAX}	2.4			V	
Logic Low Input Voltage	V _A _L, V _{ENL}		TA = TMIN to TMAX			0.8	V	
Input Current with	IA H, IENH	VA = V _{EN} = 2.4V	T _A = +25°C	-1		1	μΑ	
Input Voltage High	'A_H, 'ENH	VA - VEIN - Z.+V	$T_A = T_{MIN}$ to T_{MAX}	-5		5	μΑ	
Input Current with	I _{A_L} , I _{ENL}	VA = VFN = 0.8V	T _A = +25°C	-1 -5		1	μΑ	
Input Voltage Low	·A_L/ ·LINE	TA TEN SIST	$T_A = T_{MIN}$ to T_{MAX}			5	μΑ	
SUPPLY			-					
Power-Supply Range			I	±4.5		±18	V	
Positive Supply Current	l 	V _{FN} = V _A = 5V	T _A = +25°C	-300		300	μΑ	
		EIV // -	TA = TMIN to TMAX	-500		500	'	
Negative Supply Current	-	$V_{EN} = V_A = 0V$	T _A = +25°C	-1		1	μΑ	
DVALABAGO		$T_A = T_{MIN}$ to $T_{M.}$		-100		100		
DYNAMIC	1		7 0500		100	050		
Transition Time	t _{TRANS}	Figure1 $T_A = +25^{\circ}C$			180	250	ns	
			$T_A = T_{MIN}$ to T_{MAX}		1/0	400		
Enable Turn-On Time	ton(EN)	Figure 2	T _A = +25°C		160	250	ns	
			$T_A = T_{MIN}$ to T_{MAX}		80	400 200		
Enable Turn-Off Time	toff(EN)	Figure 2	$T_A = +25^{\circ}C$		80		ns	
Break-Before-Make Interval	topsu	Figure 2	$T_A = T_{MIN}$ to T_{MAX} $T_A = +25$ °C	50	100	300	nc	
break-berore-wake interval	topen	Figure 3	1A = +25 C	50	100		ns	
Charge Injection	VCTE	$C_L = 10nF$, $V_S = 0V$, $R_S = 0\Omega$, Figure 4	T _A = +25°C		80		рС	
Off Isolation	V _{ISO}	$V_{EN} = 0V$, $R_L = 1k\Omega$, $f = 100kHz$, Figure 5	T _A = +25°C		100		dB	
Crosstalk Between Channels	V _{CT}	$V_{EN}=2.4V,f=100kHz,$ $V_{GEN}=1V_{p-p},R_L=1k\Omega,$ Figure 6	T _A = +25°C		92		dB	
Logic Input Capacitance	C _{IN}	f = 1MHz, Figure 7	T _A = +25°C		2.5		pF	
NO-Off Capacitance	C _{NO} (OFF)	$f = 1MHz$, $V_{EN} = V_D = 0V$	T _A = +25°C		1.6		pF	

ELECTRICAL CHARACTERISTICS (continued)

(V+ = +15V, V- = -15V, GND = 0V, VAH = VENH = 2.4V, VAL = VENL = 0.8V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
DYNAMIC (cont'd)								
COM-Off Capacitance	Cookyoss	f = 1MHz, Figure 7, V _{EN} = V _D = 0V	MAX354	T _A = +25°C		11		pF
COIVI-OII Capacitarice	CCOM(OFF)	$V_{EN} = V_D = 0V$	MAX355	1A = +25 C		5		у рг
COM-On Capacitance	Caarwara	f = 1MHz, Figure 7,	MAX354	T25°C		28		pF
COIVI-OH Capacitance	CCOM(ON)	f = 1MHz, Figure 7, $V_{EN} = V_D = 0V$	MAX355	$T_A = +25^{\circ}C$		14		Рг
Setting Time (Note 5)	toerr	0.1%		T. 125°C		1		LIC
Setting Time (Note 3)	SEII	$T_A = +25^{\circ}C$			2.5		- µs	

Note 1: When the analog signal exceeds +13.5V or -13.5V, the blocking action of Maxim's gate structure goes into operation. Only leakage currents flow, and the channel on-resistance rises to infinity (see *Typical Operating Characteristics*).

Note 2: Electrical characteristics such as on-resistance will change when power supplies other than ±15V are used.


Note 3: $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$

Note 4: Leakage parameters are 100% tested at maximum rated hot operating temperature, and guaranteed by correlation at +25°C.

Note 5: Guaranteed by design.


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Pin Description

Р	PIN		FUNCTION
MAX354	MAX355	NAME	FUNCTION
1, 15, 16	_	A0, A2, A1	Address Logic Inputs
_	1, 16	A0, A1	Address Logic Inputs
2	2	EN	Enable Logic Input. See truth tables.
3	3	V-	Negative Supply Voltage Input. Connect to GND for single-supply operation.
4–7	_	NO1-NO4	Analog Inputs—bidirectional
_	4–7	NO1A-NO4A	Analog Inputs—bidirectional "A" switch
8	_	COM	Analog Output—bidirectional
_	8, 9	COMA, COMB	Analog Outputs—bidirectional
9–12	_	NO8-NO5	Analog Inputs—bidirectional
_	10–13	NO4B-NO1B	Analog Inputs—bidirectional "B" switch
13	14	V+	Positive Supply Voltage Input
14	15	GND	Ground

Note: Analog inputs and outputs are electrically identical and completely interchangeable.

Test Circuits/Timing Diagrams




Figure 1. Transition Time




Figure 2. Enable Switching Time

Test Circuits/Timing Diagrams (continued)




Figure 3. Break-Before-Make Interval




Figure 4. Charge Injection

Test Circuits/Timing Diagrams (continued)





Figure 5. Off Isolation






Figure 7. NO/COM Capacitance

Detailed Description

Fault-Protection Circuitry

Maxim's MAX354/MAX355 are fully fault protected for continuous input voltages up to ±40V, whether or not the V+ and V- power supplies are present. These devices use a "series FET" protection scheme that not only protects the multiplexer output from overvoltage, but also limits the input current to sub-microamp levels. When signal voltages exceed or are within approximately 1.5V of the supply rails, on-resistance increases. This greater on-resistance limits fault currents and output voltage, protecting sensitive circuits and components. The protected output clamps at approximately

1.5V below the supply rails and maintains the correct polarity. There are no glitches or polarity reversals going into or coming out of a fault condition.

Figures 8 and 9 show how the series FET circuit protects against overvoltage conditions. When power is off, the gates of all three FETs are at ground. With a -25V input, N-channel FET Q1 is turned on by the +25V gate-to-source voltage. The P-channel device (Q2), however, has +25V VGS and is turned off, thereby preventing the input signal from reaching the output. If the input voltage is +25V, Q1 has a negative VGS, which turns it off. Similarly, only sub-microamp leakage currents can flow from the output back to the input, since any voltage will turn off either Q1 or Q2.

Figure 10 shows the condition of an off channel with V+ and V- present. As with Figures 8 and 9, either an N-channel or a P-channel device will be off for any input voltage from -40V to +40V. The leakage current with negative overvoltages will immediately drop to a few nanoamps at +25°C. For positive overvoltages, that fault current will initially be $10\mu A$ or $20\mu A$, decaying over a few seconds to the nanoamp level. The time constant of this decay is caused by the discharge of stored charge from internal nodes and does not compromise the fault-protection scheme.

Figure 11 shows the condition of the on channel with V+ and V- present. With input voltages less than ± 10 V, all three FETs are on and the input signal appears at the output. If the input voltage exceeds V+ minus the N-channel threshold voltage (VTN), the N-channel FET will turn off. For voltages more negative than V- minus the P-channel threshold (VTP), the P-channel device will turn off. Since VTN is typically 1.5V and VTP is typically 3V, the multiplexer's output swing is limited to about -12V to +13.5V with ± 15 V supplies.




Figure 8. -25V Overvoltage with Multiplexer Power Off




Figure 10. -25V Overvoltage on an Off Channel with Multiplexer Power Supply On

Switching Characteristics and Charge Injection

Table 1 shows typical charge injection levels versus power-supply voltages and analog input voltage. The charge injection that occurs during switching creates a voltage transient whose magnitude is inversely proportional to the capacitance on the multiplexer output.

Table 1. MAX354 Charge Injection

Supply Voltage	Analog Input Level	Injected Charge
±5V	+2V 0V -2V	52pC 35pC 16pC
±10V	+5V 0V -5V	105pC 65pC 25pC
±15V	+10V 0V -10V	180pC 80pC 15pC

Test Conditions: C_L , = 1000pF on mux output; the tabulated analog input level is applied to channel 1; channels 2–8 inputs are open circuited. EN = +5V, $V_{A1} = V_{A2} = 0V$, V_O is toggled at a 2kHz rate between 0V and 3V. +100pC of charge creates a +100mV step when injected into a 1000pF load capacitance.




Figure 9. +25V Overvoltage with Multiplexer Power Off




Figure 11. +25V Overvoltage Input to the On Channel

The channel-to-channel switching time is typically 180ns, with about 100ns of break-before-make delay. This 100ns break-before-make delay prevents the input-to-input short that would occur if two input channels were simultaneously connected to the output. In a typical data acquisition system, the dominant delay is not the switching time of the multiplexer, but is the settling time of the amplifiers and S/H. Another limiting factor is the RC time constant of the multiplexer RON plus the signal source impedance multiplied by the load capacitance on the output of the multiplexer. Even with low signal source impedances, 100pF of capacitance on the multiplexer output will approximately double the settling time to 0.01% accuracy.

Operation with Supply Voltages Other than ±15V

The main effect of supply voltages other than $\pm 15\text{V}$ is the reduction in output signal range. The MAX354 limits the output voltage to about 1.5V below V+ and about 3V above V-. In other words, the output swing is limited to $\pm 3.5\text{V}$ to $\pm 2\text{V}$ when operating from $\pm 5\text{V}$. The *Typical Operating Characteristics* show RON for $\pm 15\text{V}$ and $\pm 5\text{V}$ power supplies. Maxim tests and guarantees the MAX354/MAX355 for operation from $\pm 4.5\text{V}$ to $\pm 18\text{V}$ supplies. The switching delays are increased by about a factor of 2 at $\pm 5\text{V}$, but break-before-make action is preserved.

The MAX354/MAX355 can operate with a single +4.5V to +30V supply, as well as asymmetrical power supplies such as +15V and -5V. The digital threshold remains approximately 1.6V above the GND pin, and the analog characteristics, such as R_{ON}, are determined by the total voltage difference between V+ and V-. Connect V- to 0V when operating with a +4.5V to +30V single supply.

The MAX354 digital threshold is relatively independent of the power-supply voltages, going from 1.6V typical when V+ is 15V to 1.5V typical when V+ is 5V. This means that the MAX354/MAX355 operate with standard TTL-logic levels, even with \pm 5V power supplies. In all cases, the threshold of the enable (EN) pin is the same as the other logic inputs.

Digital Interface Levels

The typical digital threshold of both the address lines and the enable pin is 1.6V, with a temperature coefficient of about -3mV/°C. This ensures compatibility with 0.8V to 2.4V TTL-logic swings over the entire temperature range. The digital threshold is relatively independent of the supply voltages, moving from 1.6V typical to 1.5V typical as the power supplies are reduced from ±15V to ±5V. In all cases, the digital threshold is referenced to the GND pin.

The digital inputs can also be driven with CMOS-logic levels swinging from either V+ to V- or from V+ to ground. The digital input current is just a few nanoamps of leakage at all input voltage levels, with a guaranteed maximum of $1\mu A$.

Operation as a Demultiplexer

The MAX354/MAX355 function as demultiplexers where the input is applied to the output pin, and the input pins are used as outputs. The MAX354/MAX355 provide both break-before-make action and full fault protection when operated as demultiplexers, unlike earlier generations of fault-protected muxes.

Channel-to-Channel Crosstalk, Off-Isolation, and Digital Feedthrough

At DC and low frequencies the channel-to-channel crosstalk is caused by variations in output leakage currents as the off-channel input voltages are varied. The MAX354 output leakage varies only a few picoamps as all seven off inputs are toggled from -10V to +10V. The output voltage change depends on the impedance level at the MAX354 output, which is R_{ON} plus the input signal source resistance in most cases, since the load driven by the MAX354 is usually high impedance. For a signal source impedance of $10 k\Omega$ or lower, the DC crosstalk exceeds 120dB.

Tables 2a and 2b show typical AC crosstalk and offisolation performance. Digital feedthrough is masked by the analog charge injection when the output is enabled. When the output is disabled, the digital feedthrough is virtually unmeasureable, since the digital pins are physically isolated from the analog section by the GND and V- pins. The ground plane formed by these lines is continued onto the MAX354/MAX355 die to provide over 100dB isolation between the digital and analog sections.

Table 2a. Typical Off-Isolation Rejection Ratio

Frequency	100kHz	1MHz
One Channel Driven	100dB	80dB

Test Conditions: VIN = 20Vp-p at the tabulated frequency, $R_L=1.5k\Omega$ between OUT and ground, EN = 0V.


$$V_{ISO} = 20log \frac{20Vp-p}{VOUT (p-p)}$$

Table 2b. Typical Crosstalk Rejection Ratio

Frequency	100kHz	1MHz
$R_L = 1.5k\Omega$	92dB	72dB
$R_L = 10k\Omega$	76dB	56dB


Test Conditions: Specified R_L connected from OUT to ground, EN = +5V, $A_0 = A_1 = A_2 = +5V$ (Channel 1 selected). 20Vp-p at the tabulated frequency is applied to Channel 2. All other channels are open circuited. Similar crosstalk rejection can be observed between any two channels.

Functional Diagrams/Truth Tables



	MAX354								
A2	A1	A0	EN	ON SWITCH					
Х	Х	Х	0	NONE					
0	0	0	1	1					
0	0	1	1	2					
0	1	0	1	3					
0	1	1	1	4					
1	0	0	1	5					
1	0	1	1	6					
1	1	0	1	7					
1	1	1	1	8					

LOGIC "O" $V_{AL} \le +0.8V$, LOGIC "1" $V_{AH} \ge +2.4V$



MAX355							
A1	A0	EN	ON SWITCH				
Х	Х	0	NONE				
0	0	1	1				
0	1	1	2				
1	0	1	3				
1	1	1	4				

LOGIC "O" V_{AL} ≤ +0.8V, LOGIC "1" V_{AH} ≥ +2.4V

Chip Topographies **MAX354 MAX355** N.C. N01 N01A N01B 0.130" 0.130" (3.30mm) (3.30mm) N02 N₀₂A N06 N02B N03 N03A N03B N.C. N04 COM NO8 N07 NO4A COMA COMB N04B 0.115" 0.115" (2.92mm) (2.92mm)

TRANSISTOR COUNT: 256
SUBSTRATE CONNECTED TO V+

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX354CWE+ MAX354EWE+ MAX355CPE+ MAX355CWE+ MAX354CPE MAX354CPE+ MAX354CPE+ MAX354CPE+ MAX355EWE+T

MAX354EPE+ MAX355EWE+T MAX355EPE+ MAX355EWE+T