Improved, Quad, SPST Analog Switches

ABSOLUTE MAXIMUM RATINGS

(Voltage Referenced to V-)

V+ 44V
GND 25V
V_L ....(GND - 0.3V) to (V+ + 0.3V)
Digital Inputs V_S, V_D (Note 1).......(V- - 2V) to (V+ + 2V) or 30mA
(whichever occurs first)
Continuous Current (any terminal).......................................30mA
Peak Current, S or D (pulsed at 1ms, 10% duty cycle max) .100mA

Continuous Power Dissipation (T_A = +70°C)
6-Pin Narrow SO (derate 8.70mW/°C above +70°C) ...696mW
16-Pin PDIP (derate 10.53mW/°C above +70°C).........842mW
16-Pin Thin QFN (derate 33.3mW/°C above +70°C) ..2667mW
Operating Temperature Ranges
DG444C/DG445C ....0°C to +70°C
DG444D, E/DG445D, E ....-40°C to +85°C
Storage Temperature Range ....-65°C to +150°C
Lead Temperature (soldering, 10s) ....+300°C

Note 1: Signals on S, D, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Dual Supplies

(V+ = 15V, V- = -15V, V_L = 5V, GND = 0, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
SWITCH							
Analog Signal Range	V_{ANALOG}	(Note 3)		-15		+15	V
Drain-Source On-Resistance	$R_{DS(ON)}$	V+ = 13.5V, V- = -13.5V, V_D = ±8.5V, I_S = -10mA	T_A = +25°C		50	85	Ω
			T_A = T_{MIN} to T_{MAX}			100	
On-Resistance Match Between Channels (Note 4)	$\Delta R_{DS(ON)}$	V_D = ±10V, I_S = -10mA	T_A = +25°C			4	Ω
			T_A = T_{MIN} to T_{MAX}			5	
On-Resistance Flatness (Note 4)	$R_{FLAT(ON)}$	V_D = ±5V, I_S = -10mA	T_A = +25°C			9	Ω
			T_A = T_{MIN} to T_{MAX}			15	
Source Leakage Current (Note 5)	$I_{S(OFF)}$	V+ = 16.5V, V- = -16.5V, V_D = ±15.5V, V_S = ∓15.5V	T_A = +25°C	-0.50	+0.01	+0.50	nA
			T_A = T_{MIN} to T_{MAX}	-5		+5	
Drain Off-Leakage Current (Note 5)	$I_{D(OFF)}$	V+ = 16.5V, V- = -16.5V, V_D = ±15.5V, V_S = ∓15.5V	T_A = +25°C	-0.50	+0.01	+0.50	nA
			T_A = T_{MIN} to T_{MAX}	-5		+5	
Drain On-Leakage Current (Note 5)	$I_{D(ON)}$ or $I_{S(ON)}$	V+ = 16.5V, V- = -16.5V, V_D = ±15.5V, V_S = ±15.5V	T_A = +25°C	-0.50	+0.08	+0.50	nA
			T_A = T_{MIN} to T_{MAX}	-10		+10	
INPUT							
Input Current with Input Voltage High	I_{INH}	V_{IN} = 2.4V, all others = 0.8V		-0.5	-0.00001	+0.5	µA
Input Current with Input Voltage Low	I_{INL}	V_{IN} = 0.8V, all others = 2.4V		-0.5	-0.00001	+0.5	µA

MAXIM

Improved, Quad, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V+ = 15V, V- = -15V, V_L = 5V, GND = 0, V_{INH} = 2.4V, V_{INL} = 0.8V, $T_A = T_{MIN}$ to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
SWITCH							
Power-Supply Range	V+, V-			±4.5		±20.0	V
Positive Supply Current	I+	All channels on or off, V+ = 16.5V, V- = -16.5V, V_{IN} = 0V or 5V	T_A = +25°C	-1	-0.001	+1	µA
			$T_A = T_{MIN}$ to T_{MAX}	-5		+5	
Negative Supply Current	I-	All channels on or off, V+ = 16.5V, V- = -16.5V, V_{IN} = 0V or 5V	T_A = +25°C	-1	-0.0001	+1	µA
			$T_A = T_{MIN}$ to T_{MAX}	-5		+5	
Logic Supply Current	I_L	All channels on or off, V+ = 16.5V, V- = -16.5V, V_{IN} = 0V or 5V	T_A = +25°C	-1	-0.001	+1	µA
			$T_A = T_{MIN}$ to T_{MAX}	-5		+5	
Ground Current	I_{GND}	All channels on or off, V+ = 16.5V, V- = -16.5V, V_{IN} = 0V or 5V	T_A = +25°C	-1	-0.0001	+1	µA
			$T_A = T_{MIN}$ to T_{MAX}	-5		+5	
INPUT							
Turn-On Time	t_{ON}	V_S = ±10V, Figure 2	T_A = +25°C		150	250	ns
Turn-Off Time	t_{OFF}	DG444, V_S = ±10V, Figure 2	T_A = +25°C		90	120	ns
		DG445, V_S = ±10V, Figure 2	T_A = +25°C		110	170	ns
Charge Injection (Note 3)	Q	C_L = 1nF, V_{GEN} = 0, R_{GEN} = 0Ω, Figure 3	T_A = +25°C		5	10	pC
Off-Isolation Rejection Ratio (Note 6)	OIRR	R_L = 50Ω, C_L = 5pF, f = 1MHz, Figure 4	T_A = +25°C		60		dB
Crosstalk (Note 7)		R_L -50Ω, C_L = 5pF, f = 1MHz, Figure 5	T_A = +25°C		100		dB
Source Off-Capacitance	$C_{S(OFF)}$	f = 1MHz, Figure 6	T_A = +25°C		4		pF
Drain Off-Capacitance	$C_{D(OFF)}$	f = 1MHz, Figure 6	T_A = +25°C		4		pF
Source On-Capacitance	$C_{S(ON)}$	f = 1MHz, Figure 7	T_A = +25°C		16		pF
Drain On-Capacitance	$C_{D(ON)}$	f = 1MHz, Figure 7	T_A = +25°C		16		pF

Improved, Quad, SPST Analog Switches

ELECTRICAL CHARACTERISTICS—Single Supply

(V+ = 12V, V- = 0, V_L = 5V, GND = 0, V_{INH} = 2.4V, V_{INL} = 0.8V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
SWITCH							
Analog Signal Range	V_{ANALOG}	(Note 3)		0		12	V
Drain-Source On-Resistance	$R_{DS(ON)}$	V+ = 10.8V; V_L = 5.25V; V_D = 3V, 8V; I_S = -10mA	T_A = +25°C		100	160	Ω
			T_A = T_{MIN} to T_{MAX}			200	
SUPPLY							
Power-Supply Range	V+, V-			10.8		24.0	V
Power-Supply Current	I+	All channels on or off, V_{IN} = 0V or 5V	T_A = +25°C	-1	+0.001	+1	μA
			T_A = T_{MIN} to T_{MAX}	-5		+5	
Negative Supply Current	I-	All channels on or off, V_{IN} = 0V or 5V	T_A = +25°C	-1	-0.0001	+1	μA
			T_A = T_{MIN} to T_{MAX}	-5		+5	
Logic Supply Current	I_L	All channels on or off, V_{IN} = 0V or 5V	T_A = +25°C	-1	+0.001	+1	μA
			T_A = T_{MIN} to T_{MAX}	-5		+5	
Ground Current	I_{GND}	All channels on or off, V_{IN} = 0V or 5V	T_A = +25°C	-1	-0.0001	+1	μA
			T_A = T_{MIN} to T_{MAX}	-5		+5	
DYNAMIC							
Turn-On Time	t_{ON}	V_S = 8V, Figure 2	T_A = +25°C		300	400	ns
Turn-Off Time	t_{OFF}	V_S = 8V, Figure 2	T_A = +25°C		60	200	ns
Charge Injection (Note 3)	Q	C_L = 1nF, V_{GEN} = 0, R_{GEN} = 0Ω, Figure 3	T_A = +25°C		5	10	pC

Note 2: Typical values are for **design aid only**, are not guaranteed, and are not subject to production testing. The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.
Note 3: Guaranteed by design.
Note 4: On-resistance match between channels and flatness are guaranteed only with bipolar-supply operation. Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured at the extremes of the specified analog signal range.
Note 5: Leakage parameters $I_{S(OFF)}$, $I_{D(OFF)}$, $I_{D(ON)}$, and $IS_{(ON)}$ are 100% tested at the maximum rated hot temperature and guaranteed at +25°C.
**Note 6:** Off-Isolation Rejection Ratio = 20log (V_D/V_S), V_D = output, V_S = input to off switch.
**Note 7:** Between any two switches.

_____**Typical Operating Characteristics**

(T_A = +25°C, unless otherwise noted.)

ON-LEAKAGE CURRENTS

OFF-LEAKAGE CURRENTS


SWITCHING THRESHOLD vs. BIPOLAR SUPPLY VOLTAGE

MAXIM

DG444/DG445

(T_A = +25°C, unless otherwise noted.)

ON-RESISTANCE vs. V_D AND UNIPOLAR-SUPPLY VOLTAGE


ON-RESISTANCE vs. V_D AND BIPOLAR-SUPPLY VOLTAGE



**ON-RESISTANCE vs. V_D, BIPOLAR-SUPPLY VOLTAGE AND TEMPERATURE**

**ON-RESISTANCE vs. V_D, UNIPOLAR-SUPPLY VOLTAGE AND TEMPERATURE**


SWITCHING TIME vs. BIPOLAR-SUPPLY VOLTAGE

SWITCHING TIME vs. UNIPOLAR-SUPPLY VOLTAGE

CHARGE INJECTION vs. V_D VOLTAGE

CHARGE INJECTION vs. V_D VOLTAGE

MAXIM _____ 5

DG444/DG445

_____Pin Description

PIN		NAME	FUNCTION
DIP/SO	THIN QFN		
1, 16, 9, 8	15, 14, 7, 6	IN1–IN4	Logic Control Inputs
2, 15, 10, 7	16, 13, 8, 5	D1–D4	Drain Outputs
3, 14, 11, 6	1, 12, 9 4	S1–S4	Source Outputs
4	2	V-	Negative-Supply Voltage Input
5	3	GND	Ground
12	10	VL	Logic-Supply Voltage Input
13	11	V+	Positive-Supply-Voltage Input—Connected to Substrate
—	EP	PAD	Exposed Pad Connect Pad to V+

_____Applications Information

General Operation

- Switches are open when power is off.

- IN, D, and S should not exceed V+ or V-, even with the power off.

- Switch leakage is from each analog switch terminal to V+ or V-, not to other switch terminals.

Operation with Supply Voltages Other than ±15V

Using supply voltages other than ±15V will reduce the analog signal range. The DG444/DG445 switches oper-ate with ±4.5V to ±20V bipolar supplies or with a +10V to +30V single supply; connect V- to 0V when operating with a single supply. Also, all device types can operate with unbalanced supplies such as +24V and -5V. V_L must be connected to +5V to be TTL compatible, or to V+ for CMOS-logic level inputs. The _Typical Operating Characteristics_ graphs show typical on-resistance with ±20V, ±15V, ±10V, and ±5V supplies. (Switching times increase by a factor of two or more for operation at ±5V.)

Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings because stresses beyond the list-ed ratings may cause permanent damage to the devices. Always sequence V+ on first, followed by V_L, V-, and logic inputs. If power-supply sequenc-ing is not possible, add two small, external signal diodes in series with supply pins for overvoltage protection (Figure 1). Adding diodes reduces the analog signal range to 1V below V+ and 1V above V-, but low switch resistance and low leakage char-acteristics are unaffected. Device operation is unchanged, and the difference between V+ and V- should not exceed +44V.

Figure 1. Overvoltage Protection Using External Blocking Diodes

Figure 2. Switching Time

REPEAT TEST FOR CHANNELS 2, 3, AND 4.
C_L INCLUDES FIXTURE AND STRAY CAPACITANCE.

$$V_{OUT} = V_D \left(\frac{R_L}{R_L + r_{DS(ON)}} \right)$$

MAXIM

Figure 3. Charge Injection

Figure 4. Off-Isolation Rejection Ratio

Figure 5. Crosstalk

Figure 6. Source/Drain Off-Capacitance

Figure 7. Source/Drain On-Capacitance

Improved, Quad, SPST Analog Switches

_____**Pin Configurations/Functional Diagrams (continued)**

TOP VIEW

DIP/SO

DG445	
LOGIC	SWITCH
0	OFF
1	ON

Thin QFN

__*Ordering Information (continued)*

PART	TEMP RANGE	PIN-PACKAGE
DG444ETE	-40°C to +85°C	16 Thin QFN (5mm x 5mm)
DG445CJ	0°C to +70°C	16 Plastic DIP
DG445CY	0°C to +70°C	16 Narrow SO
DG445C/D	0°C to +70°C	Dice*
DG445DJ	-40°C to +85°C	16 Plastic DIP
DG445DY	-40°C to +85°C	16 Narrow SO
DG445ETE	-40°C to +85°C	16 Thin QFN (5mm x 5mm)

Contact factory for dice specifications.

MAXIM

Improved, Quad, SPST Analog Switches

_____**Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

PDIPN.EPS

	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	---	0.180	---	4.572
A1	0.015	---	0.38	---
A2	0.125	0.175	3.18	4.45
A3	0.055	0.080	1.40	2.03
B	0.015	0.022	0.381	0.56
B1	0.045	0.065	1.14	1.65
C	0.008	0.014	0.2	0.355
D1	0.005	0.080	0.13	2.03
E	0.300	0.325	7.62	8.26
E1	0.240	0.310	6.10	7.87
e	0.100 BSC.		2.54 BSC.	
eA	0.300 BSC.		7.62 BSC.	
eB	0.400 BSC.		10.16 BSC.	
L	0.115	0.150	2.921	3.81

	INCHES		MILLIMETERS		N	MS001
	MIN	MAX	MIN	MAX		
D	0.348	0.390	8.84	9.91	8	AB
D	0.735	0.765	18.67	19.43	14	AC
D	0.745	0.765	18.92	19.43	16	AA
D	0.885	0.915	22.48	23.24	18	AD
D	1.015	1.045	25.78	26.54	20	AE
D	1.14	1.265	28.96	32.13	24	AF
D	1.360	1.380	34.54	35.05	28	*5

NOTES:
1. D&E DO NOT INCLUDE MOLD FLASH
2. MOLD FLASH OR PROTRUSIONS NOT
   TO EXCEED .15mm (.006")
3. CONTROLLING DIMENSION: MILLIMETER
4. MEETS JEDEC MS001-XX AS SHOWN
   IN ABOVE TABLE
5. SIMILIAR TO JEDEC MO-058AB
6. N = NUMBER OF PINS

MAXIM
120 SAN GABRIEL DR. SUNNYVALE CA 94086 FAX (408) 737 7194
PROPRIETARY INFORMATION

PACKAGE FAMILY OUTLINE: PDIP .300"
TITLE

1/1

21-0043 D
DOCUMENT CONTROL NUMBER   REV

MAXIM _____ 9

DG444/DG445

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

QFN THIN.EPS

TOP VIEW

BOTTOM VIEW

DETAIL B

DETAIL A

SIDE VIEW

-DRAWING NOT TO SCALE-

DALLAS SEMICONDUCTOR / **MAXIM**

TITLE: PACKAGE OUTLINE,
16, 20, 28, 32L THIN QFN, 5x5x0.8mm

APPROVAL	DOCUMENT CONTROL NO.	REV.	
	21-0140	G	1/2

COMMON DIMENSIONS

PKG. SYMBOL	16L 5x5 MIN.	NOM.	MAX.	20L 5x5 MIN.	NOM.	MAX.	28L 5x5 MIN.	NOM.	MAX.	32L 5x5 MIN.	NOM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A3	0.20 REF.			0.20 REF.			0.20 REF.			0.20 REF.		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
e	0.80 BSC.			0.65 BSC.			0.50 BSC.			0.50 BSC.		
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50
L1	-	-	-	-	-	-	-	-	-	-	-	-
N	16			20			28			32		
ND	4			5			7			8		
NE	4			5			7			8		
JEDEC	WHHB			WHHC			WHHD-1			WHHD-2		

EXPOSED PAD VARIATIONS

PKG. CODES	D2 MIN.	NOM.	MAX.	E2 MIN.	NOM.	MAX.	L	DOWN BONDS ALLOWED
T1655-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
T2055-2	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40	Y
T2855-1	3.15	3.25	3.35	3.15	3.25	3.35	**	NO
T2855-2	2.60	2.70	2.80	2.60	2.70	2.80	**	NO
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	**	YES
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80	**	YES
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80	**	NO
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	**	NO
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	**	YES
T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40	Y
T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	**	N
T3255-2	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
T3255-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO

**SEE COMMON DIMENSIONS TABLE

NOTES:
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-1, T2855-3 AND T2855-6.
10. WARPAGE SHALL NOT EXCEED 0.10 mm.
11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

-DRAWING NOT TO SCALE-

DALLAS SEMICONDUCTOR / **MAXIM**

TITLE: PACKAGE OUTLINE,
16, 20, 28, 32L THIN QFN, 5x5x0.8mm

APPROVAL	DOCUMENT CONTROL NO.	REV.	
	21-0140	G	2/2

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Maxim Integrated](#):

[DG444DJ+](#) [DG444CJ+](#) [DG444CY+](#) [DG444CY+T](#) [DG444DY+](#) [DG444DY+T](#) [DG445CJ+](#) [DG445DJ+](#) [DG445DY+](#) [DG445DY+T](#) [DG445ETE+](#) [DG445ETE+T](#)