ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND	0.3V to +6V
V _{DD} to DGND	0.3V to +6V
AGND to DGND	±0.3V
OSA, OSB to AGND(AGND - 4V) to (V _{DD} + 0.3V)
REF_, OUT_ to AGND	0.3V to (V _{DD} + 0.3V)
Digital Inputs (SCLK, DIN, CS, CL, F	PDL)
to DGND	0.3V to +6V
Digital Outputs (DOUT, UPO)	
to DGND	0.3V to (V _{DD} + 0.3V)

Maximum Current into Any Pin±2	OmA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
Plastic DIP (derate 10.5mW/°C above +70°C)842	2mW
QSOP (derate 8.30mW/°C above +70°C)667	/mW
CERDIP (derate 10.00mW/°C above +70°C)800)mW
Operating Temperature Ranges	
MAX515C_E0°C to +1	/0°C
MAX515E_E40C° to +8	35°C
MAX515MJE55°C to +12	25°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—MAX5150

 $(V_{DD} = +5V \pm 10\%, V_{REFA} = V_{REFB} = 2.048V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C (OS_ tied to AGND for a gain of +2).)

PARAMETER	SYMBOL	CONE	MIN	TYP	MAX	UNITS	
STATIC PERFORMANCE—AN	ALOG SECTI	ON					
Resolution				13			Bits
Integral Nonlinearity	INL	(Note 1)	MAX5150A			±1/2	LSB
integral Nonlinearity	INL		MAX5150B			±1	LJD
Differential Nonlinearity	DNL	Guaranteed monotoni	C			±1	LSB
Offset Error	V _{OS}	Code = 12				±6	mV
Offset Tempco	TCV _{OS}	Normalized to 2.048V			4		ppm/°C
Gain Error					-0.2	±3	mV
Gain-Error Tempco		Normalized to 2.048V			4		ppm/°C
V _{DD} Power-Supply Rejection Ratio	PSRR	$4.5 V \leq V_{DD} \leq 5.5 V$			20	260	μV/V
REFERENCE INPUT							
Reference Input Range	REF			0		V _{DD} - 1.4	V
Reference Input Resistance	R _{REF}	Minimum with code 15	555 hex	14	20		kΩ
MULTIPLYING-MODE PERFO	RMANCE						
Reference 3dB Bandwidth		Input code = 1FFF he: V _{REF} _ = 0.67Vp-p at 2			300		kHz
Reference Feedthrough		Input code = 0000 he: V _{REF} _ = (V _{DD} - 1.4Vp-			-82		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 1FFF he: V _{REF} _ = 1Vp-p at 1.25			75		dB
DIGITAL INPUTS							
Input High Voltage	VIH	CL, PDL, CS, DIN, SC	LK	3.0			V
Input Low Voltage	VIL	CL, PDL, CS, DIN, SC	LK			0.8	V
Input Hysteresis	V _{HYS}				200		mV
Input Leakage Current	lin	$V_{IN} = 0V$ to V_{DD}			0.001	±1	μA
Input Capacitance	CIN				8		рF



ELECTRICAL CHARACTERISTICS—MAX5150 (continued)

 $(V_{DD} = +5V \pm 10\%, V_{REFA} = V_{REFB} = 2.048V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$ (OS_ tied to AGND for a gain of +2).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL OUTPUTS						1
Output High Voltage	VOH	ISOURCE = 2mA	V _{DD} - 0.5	5		V
Output Low Voltage	VOL	I _{SINK} = 2mA		0.13	0.4	V
DYNAMIC PERFORMANCE						
Voltage Output Slew Rate	SR			0.75		V/µs
Output Settling Time		To 1/2LSB of full-scale, $V_{STEP} = 4V$		16		μs
Output Voltage Swing		Rail-to-rail (Note 2)		0 to V_{DD}		V
OSA or OSB Input Resistance	R _{OS}		24	34		kΩ
Time Required to Exit Shutdown				25		μs
Digital Feedthrough		$\overline{\text{CS}}$ = V _{DD} , f _{DIN} = 100kHz, V _{SCLK} = 5Vp-p		5		nV-s
Digital Crosstalk				5		nV-s
POWER SUPPLIES						
Positive Supply Voltage	V _{DD}		4.5		5.5	V
Power-Supply Current	I _{DD}	(Note 3)		0.5	0.65	mA
Power-Supply Current in Shutdown	IDD (SHDN)	(Note 3)		2	10	μA
Reference Current in Shutdown				0	±1	μA
TIMING CHARACTERISTICS						
SCLK Clock Period	t _{CP}		100			ns
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	t _{CL}		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to \overline{CS} Rise Hold Time	tcsh		0			ns
SDI Setup Time	t _{DS}		40			ns
SDI Hold Time	tDн		0			ns
SCLK Rise to DOUT Valid Propagation Delay	t _{DO1}	C _{LOAD} = 200pF			80	ns
SCLK Fall to DOUT Valid Propagation Delay	t _{DO2}	C _{LOAD} = 200pF			80	ns
SCLK Rise to CS Fall Delay	t _{CS0}		10			ns
CS Rise to SCLK Rise Hold	t _{CS1}		40			ns
CS Pulse Width High	tcsw		100			ns

Note 1: Accuracy is specified from code 12 to code 8191.

Note 2: Accuracy is better than 1LSB for V_{OUT} greater than 6mV and less than V_{DD} - 50mV. Guaranteed by PSRR test at the end points.

Note 3: Digital inputs are set to either V_{DD} or DGND, code = 0000 hex, $R_L = \infty$.

ELECTRICAL CHARACTERISTICS—MAX5151

 $(V_{DD} = +2.7V \text{ to } +3.6V, V_{REFA} = V_{REFB} = 1.25V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$ (OS_ pins tied to AGND for a gain of +2).)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
STATIC PERFORMANCE—AN	ALOG						
Resolution				13			Bits
late and Marilla and to	INU	() - +	MAX5151A			±1	
Integral Nonlinearity	INL	(Note 4)	MAX5151B			±2	LSB
Differential Nonlinearity	DNL	Guaranteed monotoni	ic			±1	LSB
Offset Error	V _{OS}	Code = 20				±6	mV
Offset Tempco	TCV _{OS}	Normalized to 1.25V			6.5		ppm/°C
Gain Error					-0.2	±5	mV
Gain-Error Tempco		Normalized to 1.25V			6.5		ppm/°C
V _{DD} Power-Supply Rejection Ratio	PSRR	$2.7 V \le V_{DD} \le 3.6 V$			40	320	μV/V
REFERENCE INPUT (VREF)							
Reference Input Range	REF			0		V _{DD} - 1.4	V
Reference Input Resistance	R _{REF}	Minimum with code 1	555 hex	14	20		kΩ
MULTIPLYING-MODE PERFOR	RMANCE						
Reference 3dB Bandwidth		Input code = 1FFF he V _{REF} _ = 0.67Vp-p at 0			300		kHz
Reference Feedthrough		Input code = 0000 hex, V _{REF_} = (V _{DD} - 1.4)Vp-p at 1kHz			-82		dB
Signal-to-Noise plus Distortion Ratio	SINAD	Input code = 1FFF hex, V _{REF} = 1Vp-p at 1V _{DC} , f = 15kHz			73		dB
DIGITAL INPUTS							
Input High Voltage	VIH	CL, PDL, CS, DIN, SC	CLK	2.2			V
Input Low Voltage	VIL	CL, PDL, CS, DIN, SC	CLK			0.8	V
Input Hysteresis	VHYS				200		mV
Input Leakage Current	lin	$V_{IN} = 0V$ to V_{DD}			0	±1	μA
Input Capacitance	CIN				8		рF
DIGITAL OUTPUTS	l						I
Output High Voltage	Voh	Isource = 2mA		V _{DD} - 0.	5		V
Output Low Voltage	Vol	I _{SINK} = 2mA			0.13	0.4	V
DYNAMIC PERFORMANCE							
Voltage Output Slew Rate	SR				0.75		V/µs
Output Settling Time		To 1/2LSB of full-scale, $V_{STEP} = 2.5V$			16		μs
Output Voltage Swing		Rail-to-rail (Note 5)			0 to V _D	D	V
OSA or OSB Input Resistance	Ros			24	34		kΩ
Time Required for Valid Operation after Shutdown					25		μs
Digital Feedthrough		$\overline{\text{CS}} = \text{V}_{\text{DD}}, \text{f}_{\text{DIN}} = 100$	kHz, Vsclk = 3Vp-p		5		nV-s
Digital Crosstalk					5		nV-s

ELECTRICAL CHARACTERISTICS—MAX5151 (continued)

 $(V_{DD} = +2.7V \text{ to } +3.6V, V_{REFA} = V_{REFB} = 1.25V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$ (OS_ pins tied to AGND for a gain of +2).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
Positive Supply Voltage	V _{DD}		2.7		3.6	V
Power-Supply Current	IDD	(Note 6)		0.45	0.6	mA
Power-Supply Current in Shutdown	IDD (SHDN)	(Note 6)		1	8	μA
Reference Current in Shutdown				0	±1	μA
TIMING CHARACTERISTICS						
SCLK Clock Period	tcp		100			ns
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	t _{CL}		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns
SDI Setup Time	t _{DS}		50			ns
SDI Hold Time	t _{DH}		0			ns
SCLK Rise to DOUT Valid Propagation Delay	t _{DO1}	C _{LOAD} = 200pF			120	ns
SCLK Fall to DOUT Valid Propagation Delay	t _{DO2}	C _{LOAD} = 200pF			120	ns
SCLK Rise to $\overline{\text{CS}}$ Fall Delay	t _{CS0}		10			ns
CS Rise to SCLK Rise Hold	tcs1		40			ns
CS Pulse Width High	tcsw		100			ns

Note 4: Accuracy is specified from code 20 to code 8191.

Note 5: Accuracy is better than 1LSB for V_{OUT} greater than 6mV and less than V_{DD} - 80mV. Guaranteed by PSRR test at the end points.

Note 6: Digital inputs are set to either V_{DD} or DGND, code = 0000 hex, $R_L = \infty$.

Typical Operating Characteristics $(V_{DD} = +5V, R_{L} = 10k\Omega, C_{L} = 100pF, OS_{L} pins tied to AGND, unless otherwise noted.)$

MAX5150

REFERENCE VOLTAGE INPUT TOTAL HARMONIC DISTORTION FREQUENCY RESPONSE PLUS NOISE vs. FREQUENCY SUPPLY CURRENT vs. TEMPERATURE 0 700 -30 V_{REF} = 1Vp-p @ 2.5V_{DC} -2 CODE = 1FFF (HEX) CODE = 1FFF (HEX) 650 -4 -40 RELATIVE OUTPUT (dB) SUPPLY CURRENT (JuA) -6 600 THD + NOISE (dB) -8 -50 -10 550 -12 -60 CODF = 0000 (HEX)500 -14 -16 -70 450 V_{REF} = 0.67Vp-p @ 2.5V_{DC} V_{REF} = 2.048V -18 CODE = 1FFF (HEX) RL = ∞ -20 400 -80 370 740 1110 1480 1850 85 105 125 1 -55 -35 -15 5 25 45 65 1 10 100 FREQUENCY (kHz) TEMPERATURE (°C) FREQUENCY (kHz) SHUTDOWN CURRENT FULL-SCALE ERROR vs. LOAD **REFERENCE FEEDTHROUGH AT 1kHz** vs. TEMPERATURE -50 1.0 6 V_{REF} = 2.048V $V_{REF} = 1V$ V_{REF} = 3Vp-p @ 1.5V_{DC} -60 0.5 f = 1kHz5 -70 CODE = 0000 (HEX) SHUTDOWN CURRENT (µA) 0 FULL-SCALE ERROR (LSB) RELATIVE OUTPUT (dB) -80 4 -0.5 -90 NOTE: RELATIVE TO FULL-SCALE OUTPUT -1.0 -100 3 -110 -1.5 2 -120 -20 -130 1 -25 -140 N. Walder -3.0 -150 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 -35 -15 25 45 85 105 0.1 10 100 -55 5 65 125 1 FREQUENCY (kHz) TEMPERATURE (°C) $R_L(k\Omega)$ **OUTPUT FFT PLOT** DYNAMIC RESPONSE RISE TIME DYNAMIC RESPONSE FALL TIME 0 -10 VREF = 2.45Vp-p @ 1.225VDC f = 1kHz cs -20 CODE = 1FFF (HEX) 5V/div (dB) -30 RELATIVE OUTPUT -40 NOTE: RELATIVE TO FULL-SCALE -50 OUT_ -60 1V/div -70 -80 -90 والعام N. NA. -100

2µs/div

V_{RFF} = 2.048V

CS

5V/div

OUT_

1V/div

MAX5150/MAX5151

6

0.5

1.6


2.7

3.8

FREQUENCY (kHz)


4.9

6.0




_Typical Operating Characteristics (continued)


 $(V_{DD} = +5V (MAX5150), V_{DD} = +3V (MAX5151), R_L = 10k\Omega, C_L = 100pF, OS_pins tied to AGND, unless otherwise noted.)$




MAX5150/MAX5151



TRANSITION FROM 1000 HEX TO 0FFF HEX



 V_{REF} = 2.048V, GAIN = +2, CODE = 1FFF HEX



MAX5150/MAX5151

M/IXI/M

PIN	NAME	FUNCTION
1	AGND	Analog Ground
2	OUTA	DAC A Output Voltage
3	OSA	DAC A Offset Adjustment
4	REFA	Reference for DAC A
5	CL	Clears all DACs and registers (resets to 0).
6	CS	Chip-Select Input
7	DIN	Serial-Data Input
8	SCLK	Serial-Register Clock Input
9	DGND	Digital Ground
10	DOUT	Serial-Data Output
11	UPO	User-Programmable Output
12	PDL	Power-Down Lockout. The device can- not be powered down when PDL is low.
13	REFB	Reference for DAC B
14	OSB	DAC B Offset Adjustment
15	OUTB	DAC B Output Voltage
16	V _{DD}	Positive Power Supply

_Pin Description

Detailed Description

The MAX5150/MAX5151 dual, 13-bit, voltage-output DACs are easily configured with a 3-wire serial interface. These devices include a 16-bit data-in/data-out shift register, and each DAC has a double-buffered input composed of an input register and a DAC register (see *Functional Diagram*). In addition, trimmed internal resistors produce an internal gain of +2 that maximizes output voltage swing. The amplifier's offset-adjust pin allows for a DC shift in the DAC's output.

Both DACs use an inverted R-2R ladder network that produces a weighted voltage proportional to the input voltage value. Each DAC has its own reference input to facilitate independent full-scale values. Figure 1 depicts a simplified circuit diagram of one of the two DACs.

Reference Inputs

The reference inputs accept both AC and DC values with a voltage range extending from 0V to $(V_{DD} - 1.4V)$. Determine the output voltage using the following equation (OS_ = AGND):




Figure 1. Simplified DAC Circuit Diagram

VOUT = (V_{REF} x NB / 8192) x 2

where NB is the numeric value of the DAC's binary input code (0 to 8191) and $V_{\mbox{REF}}$ is the reference voltage.

The reference input impedance ranges from $14k\Omega$ (1555 hex) to several giga ohms (with an input code of 0000 hex). The reference input capacitance is code dependent and typically ranges from 15pF with an input code of all zeros to 50pF with an input code of all ones.

Output Amplifier

MAX5150/MAX515

The output amplifiers on the MAX5150/MAX5151 have internal resistors that provide for a gain of +2 when OS_ is connected to AGND. These resistors are trimmed to minimize gain error. The output amplifiers have a typical slew rate of 0.75V/µs and settle to 1/2LSB within 16µs, with a load of 10kΩ in parallel with 100pF. Loads less than 2kΩ degrade performance.

The OS_ pin can be used to produce an adjustable offset voltage at the output. For instance, to achieve a 1V offset, apply -1V to the OS_ pin to produce an output range from 1V to (1V + V_{REF} x 2). Note that the DAC's output range is still limited by the maximum output voltage specification.

Power-Down Mode

The MAX5150/MAX5151 feature a software-programmable shutdown mode that reduces the typical supply current to 2μ A. The two DACs can be shutdown independently, or simultaneously using the appropriate programming command. Enter shutdown mode by writing the appropriate input-control word (Table 1). In shutdown mode, the reference inputs and amplifier out-



Table 1. Serial-Interface Programming Commands

	1	16-BIT S	ERIAL WORD	
A0	C1	C0	D12D0 (MSB) (LSB)	FUNCTION
0	0	1	13-bit DAC data	Load input register A; DAC registers are unchanged.
1	0	1	13-bit DAC data	Load input register B; DAC registers are unchanged.
0	1	0	13-bit DAC data	Load input register A; all DAC registers are updated.
1	1	0	13-bit DAC data	Load input register B; all DAC registers are updated.
0	1	1	13-bit DAC data	Load all DAC registers from the shift register (start up both DACs with new data.).
1	0	0	*****	Update both DAC registers from their respective input registers (start up both DACs with data previously stored in the input registers).
1	1	1	*****	Shut down both DACs (provided $\overline{PDL} = 1$).
0	0	0	0 0 1 x xxxxxxxx	Update DAC register A from input register A (start up DAC A with data previously stored in input register A).
0	0	0	1 0 1 x xxxxxxxx	Update DAC register B from input register B (start up DAC B with data previously stored in input register B).
0	0	0	1 1 0 x xxxxxxxx	Shut down DAC A (provided $\overline{PDL} = 1$).
0	0	0	1 1 1 x xxxxxxxx	Shut down DAC B (provided $\overline{PDL} = 1$).
0	0	0	0 1 0 x xxxxxxxx	UPO goes low (default).
0	0	0	0 1 1 x xxxxxxxx	UPO goes high.
0	0	0	1 0 0 1 xxxxxxxx	Mode 1, DOUT clocked out on SCLK's rising edge.
0	0	0	1 0 0 0 xxxxxxxx	Mode 0, DOUT clocked out on SCLK's falling edge (default).
0	0	0	0 0 0 x xxxxxxxx	No operation (NOP).

x = Don't care

Note: When A0, C1, and C0 = 0, then D12, D11, D10, and D9 become control bits.




Figure 2. Connections for Microwire

puts become high impedance, and the serial interface remains active. Data in the input registers is saved, allowing the MAX5150/MAX5151 to recall the output state prior to entering shutdown when returning to normal mode. Exit shutdown by recalling the previous condition or by updating the DAC with new information. When returning to normal operation (exiting shutdown), wait 20µs for output stabilization.

Serial Interface

The MAX5150/MAX5151 3-wire serial interface is compatible with both Microwire (Figure 2) and SPI/QSPI (Figure 3) serial-interface standards. The 16-bit serial input word consists of an address bit, two control bits, and 13 bits of data (MSB to LSB) as shown in Figure 4.






Figure 3. Connections for SPI/QSPI

MSBLSB							
	—— 16 Bits of S	erial Data ———					
Address Bits	Control Bits	MSBData BitsLSB					
A0	C1, C0	D12D0					
◀ 1 Address/2	Control Bits -						

Figure 4. Serial-Data Format

The address and control bits determine the MAX5150/ MAX5151's response, as outlined in Table 1.

The MAX5150/MAX5151's digital inputs are double buffered, which allows any of the following: loading the input register(s) without updating the DAC register(s), updating the DAC register(s) from the input register(s), or updating the input and DAC registers concurrently. The address and control bits allow the DACs to act independently.

The 16-bit data <u>can</u> be sent as two 8-bit packets (SPI, Microwire), with \overline{CS} low during this period. The address and control bits determine which register will be updated, and the state of the registers when exiting shutdown. The 3-bit address/control determines the following:

- · registers to be updated
- clock edge on which data is to be clocked out via the serial-data output (DOUT)
- state of the user-programmable logic output
- configuration of the device after shutdown.

The general timing diagram of Figure 5 illustrates how data is acquired. Driving \overline{CS} low enables the device to receive data. Otherwise, the interface control circuitry is disabled. With \overline{CS} low, data at DIN is clocked into the register on the rising edge of SCLK. As \overline{CS} goes high, data is latched into the input and/or DAC registers depending on the address and control bits. The maximum clock frequency guaranteed for proper operation is 10MHz. Figure 6 depicts a more detailed timing diagram of the serial interface.




Figure 5. Serial-Interface Timing Diagram




Figure 6. Detailed Serial-Interface Timing Diagram




Figure 7. Daisy Chaining MAX5150/MAX5151s




Figure 8. Multiple MAX5150/MAX5151s Sharing a Common DIN Line

_	-	ANALOG OUTPUT
1111	1111	$+V_{REF}\left(\frac{8191}{8192}\right) \times 2$
000	0001	$+V_{REF}\left(\frac{4097}{8192}\right) \times 2$
0000	0000	$+V_{\text{REF}}\left(\frac{4096}{8192}\right) \times 2 = V_{\text{REF}}$
111	1111	$+V_{\text{REF}}\left(\frac{4095}{8192}\right) \times 2$
000	0001	$+V_{\text{REF}}\left(\frac{1}{8192}\right) \times 2$
0000	0000	OV
	0000 0000 1111 0000	0000 0000 111 1111 0000 0001

Table 2. Unipolar Code Table (Gain = +2)

Serial-Data Output

The serial-data output, DOUT, is the internal shift register's output. DOUT allows for daisy chaining of devices and data readback. The MAX5150/MAX5151 can be programmed to shift data out of DOUT on SCLK's falling edge (Mode 0) or on the rising edge (Mode 1). Mode 0 provides a lag of 16 clock cycles, which maintains compatibility with SPI/QSPI and Microwire interfaces. In Mode 1, the output data lags 15.5 clock cycles. On power-up, the device defaults to Mode 0.

User-Programmable Logic Output (UPO)

UPO allows an external device to be controlled through the serial interface (Table 1), thereby reducing the number of microcontroller I/O pins required.

Power-Down Lockout Input (PDL)

The power-down lockout pin (PDL) disables software shutdown when low. When in shutdown, transitioning PDL from high to low wakes up the part with the output set to the state prior to shutdown. PDL can also be used to asynchronously wake up the device.

Daisy Chaining Devices

Any number of MAX5150/MAX5151s can be daisy chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain (Figure 7).

Since the MAX5150/MAX5151's DOUT pin has an internal active pull-up, the DOUT sink/source capability determines the time required to discharge/charge a capacitive load. Refer to the serial-data-out V_{OH} and V_{OL} specifications in the *Electrical Characteristics*.






Figure 9. Unipolar Output Circuit (Rail-to-Rail)




Figure 10. Setting OS_ for Output Offset

Figure 8 shows an alternate method of connecting several MAX5150/MAX5151s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy chain. More I/O lines are required in this configuration because a dedicated chip-select input (\overline{CS}) is required for each IC.

Applications Information

Unipolar Output

Figure 9 shows the MAX5150/MAX5151 configured for unipolar, rail-to-rail operation with a gain of +2. The MAX5150 can produce a 0V to 4.096V output with 2.048V reference (Figure 9), while the MAX5151 can produce a range of 0V to 2.5V with a 1.25V reference. Table 2 lists the unipolar output codes. An offset to the output can be achieved by connecting a voltage to OS_, as shown in Figure 10. By applying Vos_ = -1V, the output values will range between 1V and (1V + VREF x 2).

Table 3. Bipolar Code Table

	•		
DAC MSB	C CONTE	NTS LSB	ANALOG OUTPUT
11111	1111	1111	$+V_{\text{REF}}\left(\frac{4095}{4096}\right)$
10000	0000	0001	$+V_{\text{REF}}\left(\frac{1}{4096}\right)$
10000	0000	0000	0V
01111	1111	1111	$-V_{\text{REF}}\left(\frac{1}{4096}\right)$
00000	0000	0001	$-V_{REF}\left(\frac{4095}{4096}\right)$
00000	0000	0000	$-V_{\text{REF}}\left(\frac{4096}{4096}\right) = -V_{\text{REF}}$




Figure 11. Bipolar Output Circuit

Bipolar Output

The MAX5150/MAX5151 can be configured for a bipolar output, as shown in Figure 11. The output voltage is given by the equation (OS_ = AGND):

VOUT = VREF [((2 x NB) / 8192) - 1]

where NB represents the numeric value of the DAC's binary input code. Table 3 shows digital codes and the corresponding output voltage for Figure 11's circuit.

Using an AC Reference

In applications where the reference has an AC signal component, the MAX5150/MAX5151 have multiplying capabilities within the reference input voltage range specifications. Figure 12 shows a technique for applying a sinusoidal input to REF_, where the AC signal is offset before being applied to REF.




Figure 12. AC Reference Input Circuit




Figure 13. Digital Calibration

Harmonic Distortion and Noise

The total harmonic distortion plus noise (THD+N) is typically less than -78dB at full scale with a 1Vp-p input swing at 5kHz. The typical -3dB frequency is 300kHz for both devices, as shown in the *Typical Operating Characteristics.*

Digital Calibration and Threshold Selection

Figure 13 shows the MAX5150/MAX5151 in a digital calibration application. With a bright light value applied to the photodiode (on), the DAC is digitally ramped until it trips the comparator. The microprocessor stores this "high" calibration value. Repeat the process with a dim light (off) to obtain the dark current calibration.



MAX5150/MAX5151




Figure 14. Digital Control of Gain and Offset

The microprocessor then programs the DAC to set an output voltage at the midpoint of the two calibrated values. Applications include tachometers, motion sensing, automatic readers, and liquid clarity analysis.

Digital Control of Gain and Offset


The two DACs can be used to control the offset and gain for curve-fitting nonlinear functions, such as transducer linearization or analog compression/expansion applications. The input signal is used as the reference for the gain-adjust DAC, whose output is summed with the output from the offset-adjust DAC. The relative weight of each DAC output is adjusted by R1, R2, R3, and R4 (Figure 14).

Power-Supply Considerations

On power-up, the input and DAC registers clear (set to zero code). For rated performance, V_{REF} should be at least 1.4V below V_{DD}. Bypass the power supply with a 4.7µF capacitor in parallel with a 0.1µF capacitor to AGND. Minimize lead lengths to reduce lead inductance.

Grounding and Layout Considerations

Digital and AC transient signals on AGND can create noise at the output. Connect AGND to the highest quality ground available. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane. Carefully lay out the traces between channels to reduce AC cross-coupling and crosstalk. Wire-wrapped boards and sockets are not recommended. If noise becomes an issue, shielding may be required.



Chip Information


TRANSISTOR COUNT: 3053 SUBSTRATE CONNECTED TO AGND

_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5150AEPE	-40°C to +85°C	16 Plastic DIP	±1/2
MAX5150BEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX5150AEEE	-40°C to +85°C	16 QSOP	±1/2
MAX5150BEEE	-40°C to +85°C	16 QSOP	±1
MAX5150BMJE	-55°C to +125°C	16 CERDIP**	±1
MAX5151ACPE	$0^{\circ}C$ to $+70^{\circ}C$	16 Plastic DIP	±1
MAX5151BCPE	0°C to +70°C	16 Plastic DIP	±2
MAX5151ACEE	0°C to +70°C	16 QSOP	±1
MAX5151BCEE	$0^{\circ}C$ to $+70^{\circ}C$	16 QSOP	±2
MAX5151BC/D	0°C to +70°C	Dice*	±1
MAX5151AEPE	-40°C to +85°C	16 Plastic DIP	±1
MAX5151BEPE	-40°C to +85°C	16 Plastic DIP	±2
MAX5151AEEE	-40°C to +85°C	16 QSOP	±1
MAX5151BEEE	-40°C to +85°C	16 QSOP	±2
MAX5151BMJE	-55°C to +125°C	16 CERDIP**	±2

*Dice are tested at $T_A = +25^{\circ}C$, DC parameters only. **Contact factory for availability.

Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16

____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1997 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX5150ACEE+MAX5150ACEE+TMAX5150ACPE+MAX5150AEEE+MAX5150AEEE+TMAX5150AEPE+MAX5150BCEE+MAX5150BCEE+TMAX5150BCPE+MAX5150BEEE+MAX5150BEEE+TMAX5151ACEE+TMAX5151ACEE+TMAX5151ACPE+MAX5151AEEE+MAX5151AEEE+TMAX5151AEEE+TMAX5151BCEE+TMAX5151BCEE+TMAX5151BCPE+MAX5151BEEE+MAX5151BEEE+TMAX5151BEEE+