

1 APPLICATION INFORMATION FOR A TYPICAL APPLICATION

External component descriptions

 $\sqrt{27}$

2 SPI BUS INTERFACE

2.1 Pin Descriptions

2.2 SPI Operation Description

The serial data bits are organized into a field containing 8 bits of data as shown in Table 1. The DATA 0 to DATA 2 bits determine the output mode of the TS4855 as shown in Table 2. The DATA 3 to DATA 7 bits determine the gain level setting as illustrated by **Table 3**. For each SPI transfer, the data bits are written to the DATA pin with the least significant bit (LSB) first. All serial data are sampled at the rising edge of the CLK signal. Once all the data bits have been sampled, ENB transitions from logic-high to logic low to complete the SPI sequence. All 8 bits must be received before any data latch can occur. Any excess CLK and DATA transitions will be ignored after the height rising clock edge has occurred. For any data sequence longer than 8 bits, only the

first 8 bits will get loaded into the shift register and the rest of the bits will be disregarded.

Table 1: Bit Allocation

	DATA	MODES		
LSB	DATA ₀	Mode 1		
	DATA 1	Mode 2		
	DATA 2	Mode 3		
	DATA 3	gain 1		
	DATA 4	gain 2		
	DATA 5	gain 3		
	DATA 6	gain 4		
MSB	DATA 7	gain 5		

Table 2: Output Mode Selection

(SD = Shut Down Mode, P_{HS} = Non Filtered Phone In HS, P_{IHF} = External High Pass Filtered Phone In IHF)

 \sqrt{M}

G2: Gain (dB)	G1: Gain (dB)	DATA 7	DATA 6	DATA ₅	DATA 4	DATA 3
-34.5	-40.5	$\mathbf 0$	$\mathbf 0$	$\mathsf{O}\xspace$	$\mathsf{O}\xspace$	$\mathbf 0$
-33.0	-39.0	$\overline{0}$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$
-31.5	-37.5	$\mathsf{O}\xspace$	$\mathbf 0$	$\mathsf 0$	$\mathbf 1$	$\mathsf{O}\xspace$
-30.0	-36.0	$\mathsf{O}\xspace$	$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	$\mathbf{1}$
-28.5	-34.5	$\mathsf{O}\xspace$	$\mathbf 0$	$\mathbf{1}$	$\mathbf 0$	$\mathsf 0$
-27.0	-33.0	$\mathsf{O}\xspace$	$\mathbf 0$	$\mathbf{1}$	$\mathbf 0$	$\mathbf{1}$
-25.5	-31.5	$\mathsf{O}\xspace$	$\mathsf 0$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{0}$
-24.0	-30.0	$\overline{0}$	$\mathsf{O}\xspace$	$\mathbf{1}$	$\mathbf 1$	\Box
-22.5	-28.5	$\mathbf 0$	$\mathbf{1}$	$\mathsf{O}\xspace$	$\mathbf{0}$	$\pmb{0}$
-21.0	-27.0	$\mathsf{O}\xspace$	$\mathbf{1}$	$\mathbf 0$	$\overline{0}$	$\mathbf{1}$
-19.5	-25.5	$\overline{0}$	$\mathbf{1}$	$\mathbf 0$	1	$\mathbf 0$
-18.0	-24.0	$\mathsf{O}\xspace$	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{1}$
-16.5	-22.5	$\mathbf 0$	$\mathbf{1}$	1 ⁶	$\mathsf{O}\xspace$	$\mathbf 0$
-15.0	-21.0	$\mathbf 0$	$\mathbf{1}$	$\mathbf 1$	$\mathsf{O}\xspace$	$\mathbf{1}$
-13.5	-19.5	$\mathsf{O}\xspace$	$\sqrt{1}$	$\mathbf 1$	$\mathbf{1}$	$\mathsf{O}\xspace$
-12.0	-18.0	$\mathsf{O}\xspace$	$1 -$	$\mathbf 1$	$\mathbf{1}$	$\mathbf{1}$
-10.5	-16.5	$\mathbf 1$	ó. $\pmb{0}$	$\mathsf 0$	$\mathsf{O}\xspace$	$\pmb{0}$
-9.0	-15.0	$1\subset$	$\mathbf 0$	$\mathsf{O}\xspace$	$\mathbf 0$	$\mathbf{1}$
-7.5	-13.5	$1 -$	$\mathsf{O}\xspace$	$\mathsf{O}\xspace$	$\mathbf{1}$	$\mathsf{O}\xspace$
-6.0	-12.0	$\mathbf 1$	$\mathbf 0$	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$
-4.5	-10.5	$\mathbf 1$	$\mathbf 0$	$\mathbf{1}$	$\mathsf{O}\xspace$	$\mathbf 0$
-3.0	-9.0	$\mathbf{1}$	$\mathbf 0$	$\mathbf{1}$	$\mathsf{O}\xspace$	$\mathbf{1}$
-1.5	-7.5	$\mathbf{1}$	$\mathbf 0$	$\mathbf 1$	$\mathbf{1}$	$\pmb{0}$
0.0	-6.0	$\mathbf{1}$	$\mathsf 0$	$\mathbf{1}$	$\mathbf 1$	$\mathbf{1}$
1.5	-4.5	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	$\mathsf{O}\xspace$	$\mathbf 0$
3.0	-3.0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	$\mathsf{O}\xspace$	$\mathbf{1}$
4.5	-1.5	$\mathbf{1}$	$\mathbf 1$	$\mathsf 0$	$\mathbf{1}$	$\pmb{0}$
6.0	$0.0\,$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	$\mathbf{1}$	$\mathbf{1}$
$7.5\,$	1.5	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	$\pmb{0}$
9.0	3.0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	$\mathbf{1}$
10.5	4.5	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 1$	$\mathsf{O}\xspace$
12.0	6.0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$

Table 3: Gain Control Settings

2.3 SPI Timing Diagram

3 ABSOLUTE MAXIMUM RATINGS

1) All voltage values are measured with respect to the ground pin.

2) Device is protected in case of over temperature by a thermal shutdown active @ 150°C typ.

3) Human body model, 100pF discharged through a 1.5kΩ resistor into pin of device.

4) This is a minimum Value. Machine model ESD, a 200pF cap is charged to the specified voltage, then discharged directly into the IC with no external series resistor (internal resistor < 5Ω), into pin to pin of device.

5.) All PSRR data limits are guaranteed by evaluation tests.

4 OPERATING CONDITIONS

 \sqrt{M}

5 ELECTRICAL CHARACTERISTICS

Table 4: Electrical characteristics at VCC = +5.0 V, GND = 0 V, Tamb = 25°C (unless otherwise specified)

Table 4: Electrical characteristics at VCC = +5.0 V, GND = 0 V, Tamb = 25°C (unless otherwise specified)

Table 5: Electrical characteristics at VCC = +3.0 V, GND = 0 V, Tamb = 25°C (unless otherwise specified)

 \sqrt{M}

Table 5: Electrical characteristics at VCC = +3.0 V, GND = 0 V, Tamb = 25°C (unless otherwise specified)

Index of Graphics

Note: In the graphs that follow, the abbreviations Spkout = Speaker Output, and HDout = Headphone Output are used.

Figure 4: HDout THD+N vs. output power (Output modes 2, 3 G=+6dB)

Figure 5: HDout THD+N vs. output power (Output modes 2, 3 G=+3dB)

Figure 6: HDout THD+N vs. output power (Output modes 2, 3 G=+6dB)

Figure 7: HDout THD+N vs. output power (Output modes 2, 3 G=+3dB)

Figure 10: HDout THD+N vs. output power (Output modes 4, 5 G=+12dB)

Figure 11: HDout THD+N vs. output power (Output modes 4, 5 G=+6dB)

Figure 12: HDout THD+N vs. frequency (Output modes 1, 3, 5, 7)

Figure 13: Spkout THD+N vs. frequency (Output modes 1, 3, 5, 7)

Figure 16: HDout THD+N vs. Frequency (Output modes 2, 3 G=+6dB)

Figure 17: HDout THD+N vs. frequency (Output modes 4, 5 G=+12dB)

Figure 18: HDout THD+N vs. frequency (Output modes 4, 5 G=+12dB)

Figure 19: Speaker output power vs. power supply voltage (Output modes 1, 3, 5, 7)

Figure 22: Headphone output power vs. power supply voltage (Output modes 2, 3, 4, 5, 6, 7)

Figure 23: Speaker output power vs. load resistance (Output modes 1, 3, 5, 7)

Figure 24: Speaker output power vs. load resistance (Output modes 1, 3, 5, 7)

Figure 25: Headphone output power vs. load resistance (Output modes 2, 3, 4, 5, 6, 7)

Figure 28: Spkout PSRR vs. frequency (Output modes 2, 4, 6 input grounded)

Figure 29: HDout PSRR vs. frequency (Output modes 2, 3 input grounded)

Figure 32: HDout PSRR vs. frequency (Output modes 4, 5 inputs grounded)

Figure 34: HDout PSRR vs. frequency (Output modes 6, 7 inputs grounded)

Figure 35: Spkout mute attenuation vs. frequency (Output modes 2, 4, 6)

Figure 37: HDout frequency response (Output modes 2, 3 G=+6dB)

Figure 39: Spkout -3dB lower cut off freq. vs. input capacitor (Output modes 1, 3, 5, 7)

Figure 40: HDout -3dB lower cut-off frequency vs. input capacitor (Output modes 2, 3, 4, 5, 6, 7)

Figure 41: HDout -3dB lower cut-off freq. vs. gain setting (Output modes 2, 3, 4, 5, 6, 7)

Figure 42: Power derating curves

AV

Figure 43: Spkout SNR vs. power supply voltage, unweighted filter, BW = 20 Hz to 20 kHz

Figure 45: HDout SNR vs. power supply voltage, unweighted filter, BW= 20 Hz to 20 kHz

57

Figure 46: HDout SNR vs. power supply voltage, weighted filter A, BW=20Hz to 20kHz

Figure 48: HDout SNR vs. power supply voltage, weighted filter A, BW = 20 Hz to 20 kHz

Figure 49: HDout SNR vs. power supply voltage, unweighted filter, BW = 20 Hz to 20 kHz)

Figure 51: Current consumption vs. power supply voltage

Figure 52: Power dissipation vs. output power: speaker output

Figure 53: Power dissipation vs. output power: speaker output

Figure 54: Power dissipation vs. output power. headphone output one channel

Figure 55: Power dissipation vs. output power. headphone output one channel

6 APPLICATION INFORMATION

6.1 BTL Configuration Principle

The TS4855 integrates 3 monolithic power amplifiers having BTL output. BTL (Bridge Tied Load) means that each end of the load is connected to two single-ended output amplifiers. Thus, we have:

Single ended output $1 =$ Vout $1 =$ Vout (V) Single ended output $2 = Vout2 = -Vout(V)$

and

Vout1 - Vout2 = 2 Vout (V)

The output power is:

$$
Pout = \frac{(2 \text{ Vout}_{RMS})^2}{R_L} (W)
$$

For the same power supply voltage, the output power in BTL configuration is 4 times higher than the output power in single-ended configuration.

6.2 Power dissipation and efficiency

Hypotheses:

- Voltage and current in the load are sinusoidal (Vout and Iout).
- Supply voltage is a pure DC source (Vcc).

Regarding the load we have:

$$
VOUT = VPEAK sin ωt
$$

and

 I OUT = $\frac{V_{OUT}}{R_L}$ (A)

 (V)

and

$$
POUT = \frac{VPEAK^2}{2R} (W)
$$

Therefore, the average current delivered by the supply voltage is:

$$
\text{ICC}_{\text{AVG}} = 2 \frac{\text{VPEAK}}{\pi \text{RL}} \text{ (A)}
$$

The power delivered by the supply voltage is:

$$
P \text{supply} = \text{Vcc } \text{lcc}_{\text{AVG}} \text{ (W)}
$$

Then, the **power dissipated by each amplifier** is Pdiss = Psupply - Pout (W)

$$
P_{\text{diss}} = \frac{2\sqrt{2} V_{\text{CC}}}{\pi \sqrt{R_{\text{L}}}} \sqrt{P_{\text{OUT}}} - P_{\text{OUT}} \quad (W)
$$

and the maximum value is obtained when:

$$
\frac{\partial P \text{diss}}{\partial P \text{OUT}} = 0
$$

and its value is:

$$
P dissmax = \frac{2 \text{Vcc}^2}{\pi^2 R_L}
$$
 (W)

Note: This maximum value is only depending on power supply voltage and load values.

The **efficiency** is the ratio between the output power and the power supply

$$
\eta = \frac{POUT}{Psupply} = \frac{\pi VPEAK}{4VCC}
$$

The maximum theoretical value is reached when V peak = Vcc , so

$$
\frac{\pi}{4}=78.5\%
$$

The TS4855 has 3 independent power amplifiers and each amplifier produces heat due to its power dissipation. Therefore, the maximum die temperature is the sum of the each amplifier's maximum power dissipation. It is calculated as follows: and

Solut - Vout2 = 2Vout (V)

The output power is:

The output power is:

Pout = $\frac{(2 \text{ Vout } \text{Fous})^2}{R_1}$ (W)

The output power is $\frac{2 \text{ Vout}}{R_1}$

For the same power supply voltage, the output

Power in STL configur

 $P_{\text{diss speaker}} = Power$ dissipation due to the speaker power amplifier.

 $P_{\text{diss head}} = Power$ dissipation due to each headphone's power amplifier.

Total $P_{diss} = P_{diss\, speaker} + P_{diss\, head1} + P_{diss\, head2}$ (W)

In most cases, $P_{\text{diss head1}} = P_{\text{diss head 2}}$, giving:

Total
$$
P_{\text{diss}} = P_{\text{diss speaker}} + 2P_{\text{diss head}} \, (W)
$$

$$
\text{TotalP}_{\text{diss}} = \frac{2\sqrt{2}V_{\text{CC}}}{\pi} \left[\sqrt{\frac{P_{\text{OUT SPEAKER}}}{R_{\text{LSPEAKER}}}} + 2\sqrt{\frac{P_{\text{OUT HEAD}}}{R_{\text{LHEAD}}}} \right]
$$

$$
- \left[P_{\text{OUT SPEAKER}} + 2 P_{\text{OUT HEAD}} \right] \quad (W)
$$

Application Information TS4855

Figure 56: Example of total power dissipation vs. speaker and headphone output power

6.3 Low frequency response

In low frequency region, the effect of Cin starts. Cin with Zin forms a high pass filter with a -3 dB cut off frequency.

$$
F_{CL} = \frac{1}{2 \pi Z \text{ in } \text{Cin}} (Hz)
$$

Zin is the input impedance of the corresponding input:

- 20 kΩ for Phone In IHF input
- 50 kΩ for the 3 other inputs
- Note: For all inputs, the impedance value remains constant for all gain settings. This means that the lower cut-off frequency doesn't change with gain setting. Note also that 20 kΩ and 50 kΩ are typical values and there are tolerances around these values (see Electrical Characteristics on page 6).

In Figures 39 to 41, you could easily establish the Cin value for a -3 dB cut-off frequency required.

6.4 Decoupling of the circuit

Two capacitors are needed to bypass properly the TS4855, a power supply bypass capacitor Cs and a bias voltage bypass capacitor Cb.

Cs has especially an influence on the THD+N in high frequency (above 7 kHz) and indirectly on the power supply disturbances.

With 1 uF, you could expect similar THD+N performances like shown in the datasheet.

If Cs is lower than 1 μ F, THD+N increases in high frequency and disturbances on the power supply rail are less filtered.

To the contrary, if Cs is higher than $1 \mu F$, those disturbances on the power supply rail are more filtered.

Cb has an influence on THD+N in lower frequency, but its value is critical on the final result of PSRR with input grounded in lower frequency:

- If Cb is lower than 1μ F, THD+N increases at lower frequencies and the PSRR worsens upwards.
- If Cb is higher than $1 \mu F$, the benefit on THD+N and PSRR in the lower frequency range is small.

6.5 Startup time

When the TS4855 is controlled to switch from the full standby mode (output mode 0) to another output mode, a delay is necessary to stabilize the DC bias. This delay depends on the Cb value and can be calculated by the following formulas.

Typical startup time $= 0.0175 \times Cb$ (s)

Max. startup time $= 0.025$ x Cb (s) (Cb is in µF in these formulas)

These formulas assume that the Cb voltage is equal to 0 V. If the Cb voltage is not equal to 0V, the startup time will be always lower.

The startup time is the delay between the negative edge of Enable input (see SPI Operation Description on page 3) and the power ON of the output amplifiers.

Note: When the TS4855 is set in full standby mode, Cb is discharged through an internal switch. The time to reach $0 \vee$ of Cb voltage with $1 \upmu F$ is about 1ms.

6.6 Pop and Click performance

The TS4855 has internal Pop and Click reduction circuitry. The performance of this circuitry is closely linked with the value of the input capacitor Cin and the bias voltage bypass capacitor Cb.

The value of Cin is due to the lower cut-off frequency value requested. The value of Cb is due to THD+N and PSRR requested always in lower frequency.

The TS4855 is optimized to have a low pop and click in the typical schematic configuration (see page 2).

Note: The value of Cs is not an important consideration as regards pop and click.

6.7 Notes on PSRR measurement

What is the PSRR?

The PSRR is the Power Supply Rejection Ratio. The PSRR of a device, is the ratio between a power supply disturbance and the result on the output. We can say that the PSRR is the ability of a device to minimize the impact of power supply disturbances to the output.

How we measure the PSRR?

The PSSR was measured according to the schematic shown in Figure 57.

Figure 57: PSRR measurement schematic

Principles of operation

- The DC voltage supply (Vcc) is fixed.
- The AC sinusoidal ripple voltage (Vripple) is fixed.
- No bypass capacitor Cs is used.

The PSRR value for each frequency is:

$$
\text{PSRR} = 20 \times \text{Log} \left[\frac{\text{RMS} \frac{\text{(Output)}}{\text{RMS} \frac{\text{(Output)}}{\text{(Vriople)}} } \right] \quad \text{(dB)}
$$

Note: The measure of the Rms voltage is a Rms selective measure with a bandpass equal to 1% of the measured frequency .

6.8 Power-On Reset

When Power is applied to Vdd, an internal Power On Reset holds the TS4855 in a reset state until the Supply Voltage reached its nominal value.

The Power On reset has a typical threshold at 1.8V.

勾

Pin out (top view)

 $\sqrt{27}$

57

Daisy chain mechanical data

All drawings dimensions are in millimeters

Remarks

Daisy chain sample is featuring pin connection two by two. The schematic above is illustrating the way connecting pins each others. This sample is used for testing continuity on board. PCB needs to be designed on the opposite way, where pin connections are not done on daisy chain samples. By that way, just connecting a Ohmmeter between pin 1A and pin 5A, the soldering process continuity can be tested.

Order code

8 TAPE & REEL SPECIFICATION

Figure 59: Top view of tape & reel

Device orientation

The devices are oriented in the carrier pocket with bump number A1 adjacent to the sprocket holes.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2004 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom **http://www.st.com**