ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +6V	Maximum Current into Any Pin50mA
SHO to GND0.3V to (V _{DD} + 0.3V)	Continuous Power Dissipation (T _A = +70°C)
Analog Inputs to GND	16-Pin SSOP (derate 7.1mW/°C above +70°C)571.4mW
(AINO, AIN1, AIN2, AIN3, AIN4,	Operating Temperature Range40°C to +85°C
AIN5, REF)0.3V to (V _{DD} + 0.3V)	Junction Temperature+150°C
Digital Inputs to GND (DIN, SCLK, CS)0.3V to (VDD + 0.3V)	Storage Temperature Range65°C to +150°C
Digital Outputs to GND (DOUT, SSTRB)0.3V to (VDD + 0.3V)	Lead Temperature (soldering, 10s)+300°C
Digital Output Sink Current25mA	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VDD = 4.75V to 5.25V (MAX1298), VDD = +2.7V to 3.6V (MAX1299), external reference, VREF = +2.5V (MAX1298), VREF = +1.2V (MAX1299), fSCLK = 2.5MHz, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Note 1)	•		•			•
Resolution	RES		12			Bits
Relative Accuracy (Note 2)	INL				±1	LSB
Differential Nonlinearity	DNL				±1	LSB
Offset Error		Inputs AIN0-AIN5			±2	LSB
Offset Temperature Coefficient				±10		μV/°C
Gain Error		Inputs AIN0-AIN5, offset nulled			±4	LSB
V _{DD} /4 Absolute Error					±2	LSB
Gain Temperature Coefficient				±2		ppm/°C
Channel-to-Channel Offset Matching				±0.5		LSB
CONVERSION RATE	•		•			•
O-marine Time (NI-to O)	4	Voltage measurement			1.1	
Conversion Time (Note 3)	tCONV	Temperature measurement			2.2	ms
Track/Hold Acquisition Time	tacq			16		μs
Aperture Delay	tapr			30		ns
Internal Clock Frequency	fCLK		57.6	62.3	65.5	kHz
ANALOG INPUTS (AINO-AIN5)						
Input Voltage Range (Note 4)		Measurement with respect to IN-, Figure 1	-2V _{REF}		+2V _{REF}	V
Common-Mode Range			0		V_{DD}	V
Input Current (Note 5)				0.1	5	μΑ
Input Capacitance				16		рF

MIXIM

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=4.75V\ to\ 5.25V\ (MAX1298),\ V_{DD}=+2.7V\ to\ 3.6V\ (MAX1299),\ external\ reference,\ V_{REF}=+2.5V\ (MAX1298),\ V_{REF}=+1.2V\ (MAX1299),\ f_{SCLK}=2.5MHz,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$ Typical values are at $T_A=+25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DIGITAL INPUTS							
Input Voltage Low	VIL					0.8	V
Input Voltage High	VIH			V _{DD} - 0.8			V
Input Hysteresis	VHYST				0.2		V
Input Leakage Current	I _{IN}					1	μΑ
Input Capacitance					16		рF
DIGITAL OUTPUTS	•			'			V
Output Low Voltage	V _{OL}	ISINK = 5mA				0.6	V
Output High Voltage	VoH	ISOURCE = 0.5mA		V _{DD} - 0.6			V
Three-State Output Leakage Current	lout					±10	μА
Three-State Output Capacitance					15		pF
POWER REQUIREMENTS	1			- I			
5 6	.,	MAX1298	4.75		5.25	.,	
Positive Supply Voltage	V_{DD}	MAX1299	2.7		3.6	V	
		Full-on, voltage measurements,	MAX1298		390		
		internal reference	MAX1299		350		
		Tall on, voltage meadarements,	MAX1298		310		μΑ
			MAX1299		280		
		Full-on, temperature measure- ments, internal reference	MAX1298		440	500	
Positive Supply Current (Note 6)	I_{DD}		MAX1299		400	500	
		Full-on, temperature measure-	MAX1298		360		
		ments, external reference	MAX1299		330		
		Standby, SCLK = GND	l .		120		
		Standby-plus, SCLK = GND			190]
		Shutdown, SCLK = GND			2	10	
Power-Supply Rejection Ratio	PSRR	(Note 7)		50	65		dB
INTERNAL VOLTAGE REFEREN	ICE CHARA	CTERISTICS					
Reference Voltage	VREF	$V_{DD} = 5V$	MAX1298	2.494	2.50	2.506	V
Helerence voltage	VREF	$V_{DD} = 3V$	MAX1299	1.197	1.20	1.203	٧
Reference Tempco	TC V _{REF}				±20		ppm/°C
Output Short-Circuit Current						1.25	mA
Capacitive Bypass at REF			1	0.1			μF
REF Output Noise		$f_N = 10$ Hz to 10kHz	MAX1298		130		μV _{RMS}
TIET Output Noise		114 - 10112 10 101112	MAX1299		65		H V HIVIS

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=4.75V\ to\ 5.25V\ (MAX1298),\ V_{DD}=+2.7V\ to\ 3.6V\ (MAX1299),\ external\ reference,\ V_{REF}=+2.5V\ (MAX1298),\ V_{REF}=+1.2V\ (MAX1299),\ f_{SCLK}=2.5MHz,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$

PARAMETER	SYMBOL	CONDITION	IS	MIN	TYP	MAX	UNITS	
DEEL in a Deculation			MAX1298		+3.0		\/\/	
REF Line Regulation			MAX1299		+0.2		mV/V	
DEEL and Dogulation		0 to 100μA output current	MAX1298		4	10	\// ^	
REF Load Regulation		(Note 8)	MAX1299		2	10	μV/μΑ	
EXTERNAL VOLTAGE REFERE	NCE CHARA	ACTERISTICS						
Deference Valtage Denge	\/	MAX1298		0.8		2.5	V	
Reference Voltage Range	V _{REF}	MAX1299	0.8		1.2	7 V		
DEE Input Desistance		Converting			10		Mo	
REF Input Resistance		Shutdown			25		ΜΩ	
REF Input Capacitance					24		рF	
INTERNAL TEMPERATURE ME	ASUREMEN	T CHARACTERISTICS						
Resolution					0.13		°C	
		$T_A = +85^{\circ}C, P_D = 1 \text{mW}$	MAX129_C			±1		
Output Error (Notes 1 0)		$T_A = 0$ °C to +70°C	MAX129_C			±2	°C	
Output Error (Notes 1, 9)		$T_A = -40^{\circ}\text{C to } 0^{\circ}\text{C},$ $T_A = +70^{\circ}\text{C to } +85^{\circ}\text{C}$	MAX129_C			±4		
Power-Supply Rejection Ratio	PSRR	(Note 7)			0.2		°C/V	
Noise					0.18		°C _{RMS}	
EXTERNAL TEMPERATURE M	EASUREMEN	IT CHARACTERISTICS						
Output Error		2N3904 (Note 10)			±2	±4	°C	
Remote Diode Excitation (1X)					10		μΑ	
Remote Diode Excitation (10X)					100		μА	

4 ______ *MIXIM*


TIMING CHARACTERISTICS

 $(V_{DD} = +4.75V \text{ to } 5.25V \text{ (MAX1298)}, V_{DD} = +2.7V \text{ to } +3.6V \text{ (MAX1299)}, external reference, } V_{REF} = +2.5V \text{ (MAX1298)}, V_{REF} = +1.2V \text{ (MAX1299)}, f_{SCLK} = 2.5MHz, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.) \text{ (Figures 4, 6)}$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Frequency	fsclk				2.5	MHz
SCLK Pulse Width Low	t _{CL}		200			ns
SCLK Pulse Width High	tch		200			ns
CS Low to SCLK High	tcss		100			ns
SCLK High to CS Setup	tcsh		100			ns
CS Pulse Width	tcs		100			ns
SCLK High to CS Low Setup	t _{CS0}		50			ns
SCLK High to CS High Setup	tCS1		100			ns
DIN Setup to SCLK High Time	t _{DS}		100			ns
DIN Hold Time	tDH		0			ns
SCLK Fall to Output Data Valid	t _{DO}	$R_L = 100k\Omega$, $C_L = 50pF$			150	ns
CS Fall to Output Enable	t _{DV}	$R_L = 100k\Omega$, $C_L = 50pF$			150	ns
CS Rise to Output Disable	t _{TR}	$R_L = 100k\Omega$, $C_L = 50pF$			50	ns
SSTRB Rise to SCLK Rise	tsclk		0			ns
SCLK Fall to SSTRB Fall	tsstrb				200	ns


- **Note 1:** Tested at $V_{DD} = +5.0V$ (MAX1298) and $V_{DD} = +3.0V$ (MAX1299).
- **Note 2:** Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range has been calibrated.
- **Note 3:** Conversion time is defined as the number of clock cycles (64 for voltage measurements, 125 for temperature measurements) multiplied by the internal clock period.
- Note 4: Individual analog input voltages cannot extend beyond the power-supply rails.
- Note 5: Input resistance is typically 250MΩ; 5μA limit reflects limitations in production testing.
- Note 6: Specifications for full-on status assume continuous conversions. Power modes are software selected (Table 4).
- Note 7: Measured at VFS(+4.75V) VFS(+5.25V) for the MAX1298 and at VFS(+2.7V) VFS(+3.6V) for the MAX1299.
- Note 8: External load should not change during conversions for specified accuracy.
- Note 9: Excludes noise and self-heating effects. Output error for MAX129_C guaranteed by design.
- Note 10: External temperature sensing over -40°C to +85°C range, device at +25°C. Guaranteed by design.


Typical Operating Characteristics





Typical Operating Characteristics (continued)






























Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$
















Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$









MAX1298 TEMPERATURE ERROR VS. REMOTE DIODE TEMPERATURE




MAX1299 Gain Error Vs. Temperature



MAX1299 TEMPERATURE ERROR VS. INTERNAL DIODE TEMPERATURE



MAX1299 TEMPERATURE ERROR VS. REMOTE DIODE TEMPERATURE



Pin Description

PIN	NAME	FUNCTION
1	AIN1	Analog Input 1. Negative differential input relative to AIN0 or positive differential input relative to AIN5 (Table 5). Connect to the cathode of external diode 1 for remote temperature sensing.
2	Shield Output. Used to suppress leakage currents at the anodes of remote temperature sensors (see <i>Remote Diode Shielding</i>). May also be connected to the shield of twisted-pair input cables used for remote temperature measurements. Leave unconnected for other applications.	
3	AIN2	Analog Input 2. Positive differential input relative to AIN3 or positive differential input relative to AIN5 (Table 5). Connect to the anode of external diode 2 for remote temperature sensing.
4	AIN3	Analog Input 3. Negative differential input relative to AIN2 or positive differential input relative to AIN5 (Table 5). Connect to the cathode of external diode 2 for remote temperature sensing.
5	AIN4	Analog input 4. Positive differential input relative to AIN5 (Table 5).
6	GND	Ground. Connect to pin 13.
7	SSTRB	Serial Strobe Output. SSTRB goes low at the beginning of an A/D conversion, and it goes high when the conversion is finished.
8	CS	Active-Low Chip Select. Data will not be clocked into DIN unless $\overline{\text{CS}}$ is low. When $\overline{\text{CS}}$ is high, DOUT is at high impedance.
9	DOUT	Serial Data Output. DOUT transitions on the falling edge of SCLK.
10	DIN	Serial Data Input. DIN latches data on the rising edge of SCLK.
11	SCLK	Serial Clock Input. Clocks data in and out of the serial interface.
12	V _{DD}	Positive Supply Voltage. Bypass with a 0.1μF capacitor to GND (pin 13).
13	GND	Ground (star ground)
14	REF	Reference-Buffer Output/ADC Reference Input. Reference voltage for A/D conversion. Bypass to GND (pin 13) with a 0.1µF capacitor. Select reference mode by writing to configuration byte (Table 2).
15	AIN5	Analog Input 5. Negative differential input relative to AIN0-AIN4 (Table 5).
16	AIN0	Analog Input 0. Positive differential input relative to AIN1 or positive differential input relative to AIN5 (Table 5). Connect to the anode of external diode 1 for remote temperature sensing.




Figure 1. Functional Diagram

Detailed Description

The MAX1298/MAX1299 are low-power, serial-output, multichannel ADCs with temperature-sensing capability for thermostatic, process-control, and monitoring applications. An algorithmic switched-capacitor converter with T/H circuitry for both positive and negative inputs supports fully differential 12-bit conversions from an internal temperature sensor, two external temperature sensors, or voltage sources in a variety of channel con-

figurations. Microprocessor (μP) control is made easy through a flexible 3-wire serial interface.

Figure 1 shows a simplified functional diagram of the internal architecture for the MAX1298/MAX1299. In temperature-sensing mode, the multiplexer (mux) steers bias currents through internal or external diodes while the ADC computes their temperature in relation to changes in forward voltage. Channels not used for temperature measurement can be configured to measure other system voltages.




Figure 2. Converter Input Structure

Converter Operation

Figure 2 shows a simplified model of the converter input structure. Once initiated, a voltage conversion requires 64 fCLK periods, where fCLK is the internal master clock. Each conversion is preceded by 13 fCLK periods of warm-up time, performed in twelve 4 fCLK period cycles, and followed by 3 fCLK periods to load the output register. SSTRB falls at the beginning of a conversion and rises at the end of a conversion.

Inputs IN+ and IN- charge capacitors CHOLDP and CHOLDN, respectively, during the acquisition interval that occurs during the first fCLK period of the first conversion cycle. In the second fCLK period, the T/H switches open so that charge is retained on CHOLDP and CHOLDN as a sample of the differential voltage between IN+ and IN-. This charge is transferred to the ADC during the third and fourth fCLK periods.

The reference sampling process begins in the second conversion cycle and continues until the conversion is complete. Sampling occurs during the second and

fourth fCLK periods to yield an effective doubling of the reference voltage. The reference sampling requirement is signal dependent and may or may not occur in every subsequent conversion cycle.

Temperature conversion is essentially nothing more than subtracting the results of two sequential voltage conversions. The only difference is that output registers are not loaded at the end of the first conversion. Thus, temperature conversions require $2 \times 64 - 3 = 125$ fCLK periods. Figures 3a and 3b show timing diagrams for voltage and temperature conversions, respectively.

Track/Hold

The T/H stage for the MAX1298/MAX1299 is a simple switched-capacitor sampling operation. The time required for the T/H stage to acquire an input signal is a function of how fast its input capacitance is charged. If the signal source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time (tACQ) is the




Figure 3a. Voltage Conversion Timing Diagram




Figure 3b. Temperature Conversion Timing Diagram

maximum time the device takes to acquire the signal. Calculate this with the following equation:

$$t_{ACQ} = 7 (R_S + R_{IN}) C_{IN}$$

where Rs is the source impedance of the input signal, R_{IN} is the T/H input impedance (40k Ω), and C_{IN} is the input sampling capacitance of the ADC (4pF). Source impedances below 100k Ω have no significant effect on MAX1298/MAX1299 AC performance.

Analog Input Protection

Internal protection diodes clamp the analog inputs to VDD and GND, so channels can swing within GND - 0.3V and VDD + 0.3V without damage. However, for accurate conversions, the inputs should not extend beyond the supply rails.

If an off-channel analog input extends beyond the supply rails, limit the input current to 2mA.

Serial Digital Interface

The MAX1298/MAX1299 feature a serial interface that is fully compatible with SPI, QSPI, and MICROWIRE devices. For SPI/QSPI, ensure that the CPU serial interface runs in master mode so it generates the serial clock signal. Select a 2.5MHz clock frequency or less, and set zero values for clock polarity (CPOL) and phase (CPHA) in the μP control registers. Figure 4 shows detailed serial interface timing information. See Tables 2–5 for programming information.




Figure 4. Detailed Serial Interface Timing




Figure 5. Bipolar Transfer Function

Input Data Format

Input data (configuration and conversion bytes) are clocked into the MAX1298/MAX1299 at DIN on the rising edge of SCLK when $\overline{\text{CS}}$ is low. The start bit (MSB) of an input data byte is the first logic 1 bit that arrives: After $\overline{\text{CS}}$ falls.

OR

after receipt of a complete configuration byte with no conversion in progress,

OR

after 16 bits have been clocked onto DOUT following a conversion.

Output Data Format

Output data from the MAX1298/MAX1299 are clocked onto DOUT on the falling edge of SCLK in the form of two

8-bit words, MSB first (Table 1). For temperature conversions, the output is 12-bit binary (D10–S0) padded with 2 leading extraneous bits and two trailing zeros. For voltage conversions, the output is 12-bit two's-complement binary (D11–D0) with 1 sub-bit and two trailing zeros. Figure 5 shows the bipolar transfer function.

Performing a Conversion

On power-up, the MAX1298/MAX1299 defaults to shutdown mode. Start a conversion by transferring a configuration byte and a conversion byte into DIN with the control formats shown in Tables 2 and 3, respectively. (See *Power Modes* for related discussion.)

SSTRB goes low on the falling edge of the last bit of the conversion byte, and it returns high when the conversion is complete. For best noise performance, SCLK should remain low while SSTRB is low. Typical conversion times are 2.2ms for temperature measurements and 1.1ms for voltage measurements. The MSB of the 2 output bytes is present at DOUT starting at the rising edge of SSTRB. Successive SCLK falling edges shift the two 8-bit data bytes out from an internal register. Additional (>16) SCLK edges will result in zeros on DOUT.

SSTRB does not go into a high-impedance state when $\overline{\text{CS}}$ goes high. Pulling $\overline{\text{CS}}$ high prevents data from being clocked in or out, but it does not adversely affect a conversion in progress. Figure 6 shows SSTRB timing details.

Subsequent conversions with the same reference mode do not require a configuration byte.

Reference Selection

Select between internal and external voltage modes through bit REF of the configuration byte. Set REF = 1 for internal reference mode and REF = 0 for external reference mode.

14 /V/XI/M

Table 1. Output Data Format

D11	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	S0	0	0
		_	_	_		_	_		_			_		-	_

Table 2. Configuration-Byte Format

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	віт з	BIT 2	BIT 1	BIT 0 (LSB)	
Start	0	0	0	0	PM1	PM0	REF	
BIT	NAME		DESCRIPTION					
7 (MSB)	Start	First logic 1 aft	er CS goes low. (See Input Data F	ormat.)			
6, 5, 4, 3		Must be 0000	to load a configur	ation byte.				
2, 1	PM1, PM0	These 2 bits se	These 2 bits select the desired power mode (Table 4).					
0	REF		nables the interna ernal reference m		gic low disables t	he internal refere	nce and	

Table 3. Conversion-Byte Format

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)		
Start	0	1	0	SEL3	SEL2	SEL1	SEL0		
BIT	NAME		DESCRIPTION						
7 (MSB)	Start	First logic 1 aft	er CS goes low. ((See Input Data F	ormat.)				
6, 5, 4		Must be 010 to	load a conversion	on byte.					
3, 2, 1, 0	SEL3, SEL2, SEL1, SEL0	These 4 bits se	These 4 bits select the input configuration (Table 5).						




Figure 6. Detailed SSTRB Timing

Internal Reference

The MAX1298 has a 2.50V internal reference, while the MAX1299 has a 1.20V internal reference. Both are factory trimmed for accuracy. When internal reference is selected, REF can be used to drive an external load with 100µA capability. Bypass REF to GND with a 0.1µF

(min) capacitance. Wake-up time is C \times 2.5 \times 10⁴s for the MAX1298 and C \times 1.2 \times 10⁴s for the MAX1299.

External Reference

The MAX1298 can directly accept reference voltages at REF from 0.8V to 2.5V, while the MAX1299 can directly accept reference voltages from 0.8V to 1.2V. Bypass REF to GND with a 0.1 μ F capacitor. Temperature measurements always use internal reference.

Power Modes

The MAX1298 (MAX1299) typically requires supply currents of 380μA (350μA) or 310μA (280μA) when performing voltage conversions at 100% duty cycle with internal or external references, respectively. The difference reflects the power requirement of an internal reference buffer amplifier that can accommodate external loads. Temperature conversions at 100% duty cycle increase supply currents to 440μA (400μA) through additional amplification, buffer, and bias circuitry that is otherwise inactive.

Place the MAX1298/MAX1299 in a low-current power-down state between conversions to conserve power. Select standby, standby-plus, or shutdown through bits PM1 and PM0 of the initialization byte (Table 4).

The MAX1298/MAX1299 assume the shutdown power mode when VDD is first applied.

Standby Mode

Standby mode turns off the MAX1298/MAX1299 ADC, internal clock, and reference buffer amplifier. Special circuitry for temperature conversions is also deactivated. Wake-up time is limited by the reference buffer amplifier and the associated bypass capacitor (see *Internal Reference*). When an external reference is used, wake-up time is 0.1ms.

Standby-Plus Mode

Standby-plus mode is similar to the standby mode, but the internal reference output buffer remains active to shorten the wake-up time to 0.1ms for internal reference mode. When using an external reference, standby-plus mode is equivalent to standby mode.

Shutdown Mode

Shutdown mode turns off all functions other than startup circuitry, thereby reducing typical supply current to 2µA. Data registers are cleared. Use this power mode when interconversion times are no less than 5ms.

Monitoring VDD

This mode of operation samples and converts the supply voltage, V_{DD}/4, which is internally generated. The reference voltage must be larger than V_{DD}/8 for the operation to work properly. From the result of a conversion (CODE), CODE = 256 V_{DD} / V_{RFF}.

Temperature Measurements

The MAX1298/MAX1299 perform temperature measurements with internal or external diode-connected transistors through a three-step process. First, the diode bias current changes from 31.6μA to 10μA to produce a temperature-dependent bias voltage difference, which is amplified by a factor of 20 and converted to digital format. Second, the bias current changes from 31.6μA to 100μA, and the bias voltage difference is similarly amplified by a factor of 20 and converted to digital format. Third, the intermediate results are subtracted to achieve a digital output that is proportional to absolute temperature in degrees Kelvin.

The reference voltage used in conjunction with temperature measurements is derived from the internal reference source to ensure that 1LSB corresponds to 1/8 of a degree. To convert to degrees Celsius, subtract 273.15 from the temperature inferred from the ADC output.

Temperature measurements require a conversion time of 2.2ms.

Shield Output Buffer

The MAX1298/MAX1299 provide a shield output buffer voltage at SHO that is approximately 0.6V (one diode drop) above V_{DD}/2. When performing temperature measurements with an external diode, use this voltage to suppress error-producing leakage currents (see *Remote Diode Shielding*). Figure 7 shows the SHO output circuit.

Applications Information

Remote Diode Selection

Temperature accuracy depends on having a good-quality, diode-connected small-signal transistor. Accuracy has been experimentally verified for 2N3904 devices. CPUs and other ICs having on-board temperature-sensing diodes can also be monitored if the diode connections are uncommitted.

The transistor must be a small-signal type with a base resistance less than 100Ω . Tight specifications for forward current gain (+50 to +150, for example) indicate that the manufacturer has good process controls and that the devices have consistent V_{be} characteristics. (See Table 6 for recommended devices.)

For heatsink mounting, the 500-32BT02-000 thermal sensor from Fenwal Electronics is a good choice. This device consists of a diode-connected transistor, an aluminum plate with screw hole, and twisted-pair cable (Fenwal Inc., Milford MA, 508-478-6000).

Table 4. Power-Mode Selection

PM1	PM0	MODE	
0	0	Shutdown	
0	1	Standby-plus	
1	0	Standby	
1	1	Normal operation	




Figure 7. SHO Output Circuit

Table 5. Input Selection

SEL3	SEL2	SEL1	SEL0	POSITIVE INPUT (IN+)	NEGATIVE INPUT (IN-)
0	0	0	0	AIN0	AIN5
0	0	0	1	AIN1	AIN5
0	0	1	0	AIN2	AIN5
0	0	1	1	AIN3	AIN5
0	1	0	0	AIN4	AIN5
0	1	0	1	_	_
0	1	1	0	AIN5	AIN5
0	1	1	1	Internal diode anode*	Internal diode cathode
1	0	0	0	AIN0	AIN1
1	0	0	1	AIN2	AIN3
1	0	1	0	_	_
1	0	1	1	V _{DD} /4	GND
1	1	0	0	External diode 1 anode* (AIN0)	External diode 1 cathode (AIN1)
1	1	0	1	External diode 2 anode* (AIN2)	External diode 2 cathode (AIN3)
1	1	1	0	_	_
1	1	1	1	_	

^{*}Temperature-measurement mode

Table 6. Remote-Sensor Transistor Manufacturer

MANUFACTURER	MODEL NUMBER			
Central Semiconductor (USA)	CMPT3904			
Fairchild Semiconductor (USA)	MMBT3904			
Motorola (USA)	MMBT3904			
Rohm Semiconductor (Japan)	SST3904			
Siemens (Germany)	SMB3904			
Zetex (England)	FMMT3904CT-ND			

Twisted-Pair and Shielded Cables

For remote-sensor distances greater than 8 inches, or in particularly noisy environments, use a twisted pair. A

practical length is 6 to 12 feet. For longer distances, the best solution is a shielded twisted pair such as that used for audio microphones. For example, the Belden 8451 works well for distances up to 100 feet in a noisy environment. Connect the shield to SHO.

Cable resistances affect remote-sensor accuracy; 1Ω series resistance introduces +0.004°C error.

Remote Diode Shielding

Temperature measurements will reflect significant error if a portion of the bias current supplied to the diode anode is allowed to flow through parallel paths to ground. If the diode-connected transistor is mounted on a PC board, suppress error-producing "leakage" current by surrounding the collector/base leads with a metal trace that is connected to the SHO shield output (Figure 8).




Figure 8. Remote Diode Shielding for PC Boards

Layout, Grounding, and Bypassing

For best performance, use PC boards. Do not use wirewrap boards. Board layout should ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) signals parallel to one another or run digital lines underneath the ADC package.

High-frequency noise in the V_{DD} power supply may affect ADC performance. Bypass the supply with a 0.1 μ F capacitor close to pin V_{DD}. Minimize capacitor lead lengths for best supply-noise rejection. If the power supply is very noisy, connect a 10 Ω resistor in series with the supply to provide lowpass filtering.

Definitions

Relative Accuracy

Relative accuracy is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn

between the endpoints of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1298/MAX1299 are measured using the best-straight-line-fit method.

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step width and the ideal value of 1LSB. A DNL error specification of less than 1LSB guarantees no missing codes and a monotonic transfer function.

Offset Error

The offset error is the difference between the ideal and the actual offset points. For an ADC, the offset point is the midstep value when the digital output is zero.

Gain Error

The gain or full-scale error is the difference between the ideal and actual gain points on the transfer function, after the offset error has been canceled out. For an ADC, the gain point is the midstep value when the digital output is full scale.


Aperture Delay

Aperture delay (t_{AD}) is the time defined between the rising edge of the sampling clock and the instant when an actual sample is taken.

Chip Information

PROCESS: BICMOS

Typical Operating Circuit



Package Information

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 SSOP	A16+3	<u>21-0056</u>	<u>90-0106</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/00	Initial release	_
1	3/12	Revised Ordering Information, Absolute Maximum Ratings, Electrical Characteristics.	1, 2, 4

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX1298CEAE+ MAX1298CEAE+T MAX1299CEAE+ MAX1299CEAE+T