#### **ABSOLUTE MAXIMUM RATINGS**

BST1, BST2 to GND0.3V to +34V	DL1 to GND0.3V to (V <sub>DD</sub> + 0.3V)
BST1, BST2 to V <sub>DD</sub> 0.3V to +28V	DL2 to PGND0.3V to (V <sub>DD</sub> + 0.3V)
TON1, TON2 to GND0.3V to +28V	PGND to GND0.3V to + 0.3V
V <sub>DD</sub> to GND0.3V to +6V	REF Short Circuit to GNDContinuous
V <sub>DD</sub> to V <sub>CC</sub> 0.3V to +0.3V	Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
LX1 to BST16V to +0.3V	28-Pin TQFN T2844-1
LX2 to BST26V to +0.3V	(derate 20.8mW/°C above +70°C)1667mW
DH1 to LX10.3V to (V <sub>BST1</sub> + 0.3V)	Extended Operating Temperature Range40°C to +105°C
DH2 to LX20.3V to (V <sub>BST2</sub> + 0.3V)	Junction Temperature+150°C
ILIM1, ILIM2, REF to GND0.3V to (V <sub>CC</sub> + 0.3V)	Storage Temperature Range65°C to +150°C
CSH1, CSH2, CSL1, CSL2, FB2, REFIN1 to GND0.3V to +6V	Lead Temperature (soldering, 10s)+300°C
EN1, EN2, SKIP, PGOOD1, PGOOD2 to GND0.3V to +6V	Soldering Temperature+260°C
Observation and the second state of the second	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN1} = V_{EN2} = 5V, V_{REFIN1} = 2V, \overline{SKIP} = GND, T_A = 0 to +85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
PWM CONTROLLER							
Input Voltage Range	VIN			4.5		26	V
Quiescent Supply Current (V <sub>DD</sub> , V <sub>CC</sub> )	I <sub>DD</sub> + I <sub>CC</sub>	Output forced abov V <sub>EN1</sub> = V <sub>EN2</sub> = 5V	ve regulation voltage,		1.7	2.5	mA
Shutdown Supply Current (VDD, VCC)	I <sub>SHDN</sub>	EN1 = EN2 = GND	, T <sub>A</sub> = +25°C		0.1	5	μΑ
		V <sub>IN</sub> = 12V,	$R_{TON1} = R_{TON2} =$ 97.5k $\Omega$ (600kHz)	142 (-15%)	174	194 (+15%)	
On-Time (Note 1)	t <sub>ON1</sub> , t <sub>ON2</sub>	VCSL1 = VCSL2 = VCCI = 1.2V, separate or	$R_{TON1} = R_{TON2} =$ 200k $\Omega$ (300kHz)	305 (-10%)	336	368 (+10%)	ns
		combined mode	RTON1 = RTON2 = $302.5$ k $\Omega$ (200kHz)	425 (-15%)	500	575 (+15%)	
Minimum Off-Time	toff(MIN)	(Note 1)			250	400	ns
TON1, TON2, Shutdown Supply Current	I <sub>TON1</sub> , I <sub>TON2</sub>	EN1 = EN2 = GND V <sub>DD</sub> = 0 or 5V, T <sub>A</sub> =	, V <sub>TON1</sub> = V <sub>TON2</sub> = 26V, = +25°C		0.01	1	μΑ
REFIN1 Voltage Range	V <sub>REFIN1</sub>	(Note 2)		0		V <sub>REF</sub>	V
FB2 Regulation Voltage	V <sub>FB2</sub>	Adjustable mode			0.7		V
FB2 Input Voltage Range		Preset mode		1.7		2.3	V
FB2 Combined-Mode Threshold		Combined mode		3.8	V <sub>CC</sub> -	V <sub>CC</sub> - 0.4	V
REFIN1 Dual Mode™ Switchover Threshold				3.8	V <sub>CC</sub> -	V <sub>CC</sub> - 0.4	V
REFIN1, FB2 Bias Current	I <sub>REFIN1</sub> , I <sub>FB2</sub>	REFIN1 = 0.5V to 2V; V <sub>FB2</sub> = 0.7V, T <sub>A</sub> = +25°C		-0.1		+0.1	μΑ
	VCSL1	Measured at CSL1, V <sub>IN</sub> = 2V to 26V, Sk		1.043	1.05	1.057	V
SMPS1 Voltage Accuracy	\/	REFIN1 = 500mV, T <sub>A</sub> = +25°C		-12		+12	
	V <sub>CSL1</sub> - V <sub>REFIN1</sub>	SKIP = V <sub>CC</sub>	$T_A = 0$ °C to +85°C	-20		+20	mV
	*IILLIINI	REFIN1 = 2V, SKIP	= VCC	-20		+20	

Dual Mode is a trademark of Maxim Integrated Products, Inc.

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN1} = V_{EN2} = 5V, V_{REFIN1} = 2V, \overline{SKIP} = GND, T_A = 0 to +85°C$ , unless otherwise noted. Typical values are at  $T_A = +25°C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SMPS2 Voltage Accuracy	V <sub>CSL2</sub>	Measured at CSL2, FB2 = REF, V <sub>IN</sub> = 2V to 26V, <del>SKIP</del> = V <sub>CC</sub>	1.489	1.5	1.511	V
Load Regulation Error		I <sub>LOAD</sub> = 0 to full load, SKIP = V <sub>CC</sub> (Note 3)		0.1		%
Line Regulation Error		V <sub>DD</sub> = 4.5V to 5.5V, V <sub>IN</sub> = 4.5V to 26V (Note 3)		0.25		%
CSL1 Soft-Start/-Stop Slew Rate	SR <sub>SS1</sub>	Rising/falling edge on EN1		1.25		mV/μs
FB2 Soft-Start/-Stop Slew Rate	SR <sub>SS2</sub>	Rising/falling edge on EN2		0.63		mV/μs
Dynamic REFIN1 Slew Rate	SR <sub>DYN</sub>	Rising edge on REFIN1		11.4		mV/μs
INTERNAL REFERENCE						
Reference Voltage	V <sub>REF</sub>	$V_{DD} = 4.5V \text{ to } 5.5V$	1.990	2.000	2.010	V
Reference Lockout Voltage	VREF(UVLO)	Rising edge, hysteresis = 230mV		1.8		V
Reference Load Regulation	(= -/	I <sub>REF</sub> = -10μA to +100μA	1.980		2.015	mV
FAULT DETECTION	l					ı
SMPS1 Overvoltage Trip Threshold and PGOOD1 Upper	VovP1,	With respect to the internal target voltage (error comparator threshold); rising edge; hysteresis = 50mV	260	300	340	mV
Threshold (MAX17007A Only)	VPG1_H	Dynamic transition	V	REF + 0.3	30	V
(MAX17007A Offiy)		Minimum OVP threshold		0.7		V
SMPS2 Adjustable Mode Overvoltage Trip Threshold and PGOOD2 Upper Threshold (MAX17007A Only)	V <sub>OVP2</sub> , V <sub>PG2</sub> _H	With respect to the internal target voltage 0.7V (error comparator threshold); hysteresis = 50mV	120	150	180	mV
Output Overvoltage Fault Propagation Delay (MAX17007A Only)	tovp	CSL1/FB2 forced 25mV above trip threshold	5		μs	
SMPS1 Undervoltage Protection Trip Threshold and Lower PGOOD1 Threshold	V <sub>UVP1</sub> , V <sub>PG1_L</sub>	With respect to the internal target voltage (error comparator threshold); falling edge; hysteresis = 50mV	-240	-200	-160	mV
SMPS2 Undervoltage Protection Trip Threshold and Lower PGOOD2 Threshold	V <sub>UVP2</sub> , V <sub>PG2_L</sub>	With respect to the internal target voltage 0.7V (error comparator threshold); falling edge; hysteresis = 50mV	-130	-100	-70	mV
Output Undervoltage Fault Propagation Delay	tuvp	CSL1/FB2 forced 25mV below trip threshold	90	205	360	μs
		UVP falling edge, 25mV overdrive		5		
PGOOD_ Propagation Delay	tpgood	OVP rising edge, 25mV overdrive		5		μs
		Startup delay from regulation	90	205	360	
PGOOD_ Output Low Voltage		I <sub>SINK</sub> = 3mA			0.4	V
PGOOD_ Leakage Current	I <sub>PGOOD</sub>	CSL1 = REFIN1, FB2 = 0.7V (PGOOD_high impedance), PGOOD_forced to 5V, T <sub>A</sub> = +25°C			1	μA
Dynamic REFIN1 Transition Fault-Blanking Threshold		Fault blanking initiated; REFIN1 deviation from the internal target voltage (error comparator threshold); hysteresis = 10mV		±50		mV
Thermal-Shutdown Threshold	TSHDN	Hysteresis = 15°C (Note 3)		160		°C
V <sub>CC</sub> Undervoltage Lockout Threshold	V <sub>UVLO(VCC)</sub>	Rising edge, PWM disabled below this level, hysteresis = 100mV	3.95	4.20	4.45	V

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN1} = V_{EN2} = 5V, V_{REFIN1} = 2V, \overline{SKIP} = GND, T_A = 0 to +85°C$ , unless otherwise noted. Typical values are at  $T_A = +25°C$ .)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
CURRENT LIMIT	•			•			•
Current Conce Innut Dongs		CSH1, CSH2		0		2.3	V
Current-Sense Input Range		CSL1, CSL2		0		2.3	] V
Current-Sense Input (CSH_) Leakage Current		CSH_ = GND or V <sub>CC</sub>	c, T <sub>A</sub> = +25°C	-0.2		+0.2	μА
Current-Sense Input (CSL_) Leakage Current		CSL_= CSL_ = 2V,	Γ <sub>A</sub> = +25°C			1	μА
		Vcsh - Vcsl	T <sub>A</sub> = +25°C	28	30	32	
		ILIM1 = ILIM2 = RE	$F T_A = 0^{\circ}C \text{ to } +85^{\circ}C$	27	30	33	1
Current-Limit Threshold (Fixed)	VCSLIMIT	VCSH VCSL_, ILIM	I = ILIM2 = V <sub>CC</sub>	56	60	64	mV
		VCSH VCSL_, ILIM1	= ILIM2 = OPEN	42	45	48	]
		VCSH VCSL_, ILIM	= ILIM2 = GND	13	15	17	]
Current-Limit Threshold (Negative)	VNEG	V <sub>CSH_</sub> - V <sub>CSL_</sub> , SKIP	= VCC		-1.2 x VCSLIMIT		mV
Current-Limit Threshold (Zero Crossing)	Vzx	V <sub>CSH</sub> - V <sub>CSL</sub> , SKIP ILIM1 = ILIM2 = RE			1		mV
Ultrasonic Frequency		SKIP = open (3.3V); V <sub>CSL1</sub> = V <sub>REFIN1</sub> + 50mV; V <sub>CSL2</sub> = V <sub>FB2</sub> + 50mV		20			kHz
Ultrasonic Current-Limit		<u> </u>	V <sub>CSL1</sub> = V <sub>REF1</sub> + 50mV	22	33	46	
Threshold		SKIP = open (3.3V)	V <sub>CSL2</sub> = V <sub>FB2</sub> + 50mV	18	30	46	-l mV
Current-Balance Amplifier (GMI) Offset		[V(CSH1,CSL1) - V(C	SH2,CSL2)] at I <sub>CCI</sub> = 0	-3		+3	mV
Current-Balance Amplifier (GMI) Transconductance		ΔI <sub>CCI</sub> /Δ[V(CSH1,CSL V <sub>CCI</sub> = V <sub>CSL1</sub> = V <sub>CSI</sub> V(CSH_,CSL_) = -60 ILIM1 = GND		180		μS	
GATE DRIVERS	•						
DH1, DH2 Gate-Driver	Day.::-:::	BST LX_ forced	Low state (pulldown)		1.7	4.0	
On-Resistance	Ron(DH)	to 5V	High state (pullup)		1.7	4.0	Ω
DL1, DL2 Gate-Driver	Danie	High state (pullup)			1.3	3.0	0
On-Resistance	RON(DL)	Low state (pulldown	)		0.6	2.5	Ω
DH1, DH2 Gate-Driver Source/Sink Current	IDH	DH_ forced to 2.5V, BST LX_ forced to 5V			1.2		А
DL1, DL2 Gate-Driver Source Current	I <sub>DL</sub> (SOURCE)	DL_ forced to 2.5V			1		А
DL1, DL2 Gate-Driver Sink Current	I <sub>DL(SINK)</sub>	DL_ forced to 2.5V	DL_ forced to 2.5V		2.4		А
Driver Proposation Delay		DH_ low to DL high		10	25	40	
Driver Propagation Delay		DL_ low to DH high		15	30	45	ns

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN1} = V_{EN2} = 5V, V_{REFIN1} = 2V, \overline{SKIP} = GND, T_A = 0 to +85°C$ , unless otherwise noted. Typical values are at  $T_A = +25°C$ .)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
DI Transition Time		DL_ falling, C <sub>DL</sub> = 3r	nF	10	20		ns
DL_ Transition Time		DL_ rising, C <sub>DL</sub> = 3n	F	10	20		1115
DLI Transition Time		DH_ falling, C <sub>DH</sub> = 3	nF	10	20		20
DH_ Transition Time		DH_ rising, C <sub>DH</sub> = 3r	nF	10	20		ns
Internal BST_ Switch On-Resistance	R <sub>BST</sub> _	I <sub>BST_</sub> = 10mA, V <sub>DD</sub> = 5V			6.5	11.0	Ω
INPUTS AND OUTPUTS							•
EN1, EN2 Logic-Input Threshold		EN1, EN2 rising edge, hysteresis = 300mV/600mV (min/max)		1.20	1.70	2.20	V
Logic-Input Current		EN1, EN2, T <sub>A</sub> = +25°	C	-0.5		+0.5	μΑ
			High (5V)	V <sub>CC</sub> - 0.3			
Quad-Level Input-Logic Levels		SKIP, ILIM1, ILIM2	Open (3.3V)	3.0		3.6	V
			Ref (2.0V)	1.7		2.3	]
			Low (GND)			0.4	
Quad-Level Logic-Input Current		SKIP, ILIM1, ILIM2 forced to GND or V <sub>CC</sub> , T <sub>A</sub> = +25°C		-2		+2	μА

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN1} = V_{EN2} = 5V, V_{REFIN1} = 2V, \overline{SKIP} = GND, T_A = -40^{\circ}C \text{ to } +105^{\circ}C, unless otherwise noted.) (Note 4)$ 

PARAMETER	SYMBOL	CON	IDITIONS	MIN	MAX	UNITS
PWM CONTROLLER						
Input Voltage Range	VIN			4.5	26	V
Quiescent Supply Current (VDD, VCC)	IDD + ICC	Output forced above VEN1 = VEN2 = 5V	e regulation voltage,		2.5	mA
		V <sub>IN</sub> = 12V,	$R_{TON1} = R_{TON2} =$ 97.5k $\Omega$ (600kHz)	142	194	
On-Time (Note 1)	tON1, tON2	1  VCC = 1.2  V.	$R_{TON1} = R_{TON2} =$ 200k $\Omega$ (300kHz)	305	368	ns
	combined mode RTON1 = RTON2 =		$R_{TON1} = R_{TON2} =$ 302.5k $\Omega$ (200kHz)	425	575	
Minimum Off-Time	toff(MIN)	(Note 1)			400	ns
REFIN1 Voltage Range	V <sub>REFIN1</sub>			0	V <sub>REF</sub>	V
FB2 Input Voltage Range		Preset mode		1.7	2.3	V
FB2 Combined-Mode Threshold		Combined mode		3.75	V <sub>CC</sub> - 0.4	V
REFIN1, FB2 Bias Current	I <sub>REFIN1</sub> , I <sub>FB2</sub>			-0.1	+0.1	μΑ

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN1} = V_{EN2} = 5V, V_{REFIN1} = 2V, \overline{SKIP} = GND, T_A = -40^{\circ}C \text{ to } +105^{\circ}C, unless otherwise noted.) (Note 4)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
REFIN1 Dual-Mode Switchover Threshold			3.75	V <sub>CC</sub> - 0.4	V
SMPS1 Voltage Accuracy	VcsL1	Measured at CSL1, REFIN1 = V <sub>CC</sub> ; V <sub>IN</sub> = 2V to 26V, SKIP = V <sub>CC</sub> (Note 2)	1.039	1.061	V
SMPS2 Voltage Accuracy	V <sub>CSL2</sub>	Measured at CSL2, FB2 = REF; V <sub>IN</sub> = 2V to 26V, SKIP = V <sub>CC</sub> (Note 2)	1.485	1.515	V
INTERNAL REFERENCE					
Reference Voltage	VREF	V <sub>DD</sub> = 4.5V to 5.5V	1.985	2.015	V
FAULT DETECTION					
SMPS1 Overvoltage Trip Threshold and PGOOD1 Upper Threshold (MAX17007A Only)	Vovp1, VpG1_H	With respect to the internal target voltage (error comparator threshold); rising edge; hysteresis = 50mV	260	340	mV
SMPS2 Overvoltage Trip Threshold and PGOOD2 Upper Threshold (MAX17007A Only)	V <sub>OVP2</sub> , V <sub>PG2</sub> H	With respect to the internal target voltage 0.7V (error comparator threshold); hysteresis = 50mV	120	180	mV
SMPS1 Undervoltage Protection Trip Threshold and Lower PGOOD1 Threshold	V <sub>UVP1</sub> , V <sub>PG1_L</sub>	With respect to the internal target voltage (error comparator threshold) falling edge; hysteresis = 50mV	-240	-160	mV
SMPS2 Undervoltage Protection Trip Threshold and Lower PGOOD2 Threshold	V <sub>UVP2</sub> , V <sub>PG2_L</sub>	With respect to the internal target voltage 0.7V (error comparator threshold) falling edge; hysteresis = 50mV	-130	-70	mV
Output Undervoltage Fault Propagation Delay	tuvp	REFIN1/FB2 forced 25mV below trip threshold	90	360	μs
PGOOD_ Propagation Delay	tpgood	Startup delay from regulation	90	360	μs
PGOOD_ Output Low Voltage		I <sub>SINK</sub> = 3mA		0.4	V
V <sub>CC</sub> Undervoltage Lockout Threshold	Vuvlo(vcc)	Rising edge, PWM disabled below this level; hysteresis = 100mV	3.8	4.45	V
CURRENT LIMIT					
Current-Sense Input Range		CSH1, CSH2	0	2.3	V
CSL1, CS		CSL1, CSL2	0	2.3	v
Current-Limit Threshold (Fixed)	VCSLIMIT	VCSH VCSL_, ILIM1 = ILIM2 = REF	27	33	mV
Ultrasonic Frequency		SKIP = OPEN (3.3V);           VCSL1 = VREFIN1 + 50mV;           VCSL2 = VFB2 + 50mV	18		kHz
Ultrasonic Current-Limit		$\overline{\text{SKIP}} = \text{OPEN} (3.3V)$ $V_{\text{CSL1}} = V_{\text{REF1}} + 50\text{mV}$	22	46	mV
Threshold		$V_{CSL2} = V_{FB2} + 50 \text{mV}$	18	46	111V
Current-Balance Amplifier (GMI) Offset		[V(CSH1,CSL1) - V(CSH2,CSL2)] at I <sub>CCI</sub> = 0	-3	+3	mV

6 \_\_\_\_\_\_ /N/XI/M

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 12V, V_{DD} = V_{CC} = V_{EN1} = V_{EN2} = 5V, V_{REFIN1} = 2V, \overline{SKIP} = GND, T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ unless otherwise noted.})$  (Note 4)

PARAMETER	SYMBOL	COND	ITIONS	MIN	MAX	UNITS	
GATE DRIVERS							
DH1, DH2 Gate-Driver	Pon(pu)	BST LX_ forced to	Low state (pulldown)		4.5	Ω	
On-Resistance	Ron(DH)	5V	High state (pullup)		4.0	22	
DL1, DL2 Gate-Driver	Dow/D/	High state (pullup)			3	Ω	
On-Resistance	Ron(DL)	Low state (pulldown)			2.5	52	
Driver Propagation Delay		DH_ low to DL high		8	42	200	
Driver Propagation Delay		DL_ low to DH high		12	48	ns	
Internal BST_ Switch On-Resistance	R <sub>BST</sub> _	I <sub>BST_</sub> = 10mA, V <sub>DD</sub> = 5V			12	Ω	
INPUTS AND OUTPUTS							
EN1, EN2 Logic-Input Threshold		EN1, EN2 rising edge; hysteresis = 300mV/600mV (min/max)		1.20	2.20	V	
			High (5V)	V <sub>CC</sub> - 0.3			
Quad-Level Input Logic Levels		SKIP, ILIM1, ILIM2	Open (3.3V)	3.0	3.6	V	
			Ref (2.0V)	1.7	2.3		
			Low (GND)		0.4		

Note 1: On-time and off-time specifications are measured from 50% point to 50% point at the DH pin with LX = GND, V<sub>BST</sub> = 5V, and a 250pF capacitor connected from DH to LX. Actual in-circuit times might differ due to MOSFET switching speeds.


Note 2: The 0 to 0.5V range is guaranteed by design, not production tested.

Note 3: Not production tested.

**Note 4:** Specifications at T<sub>A</sub> = -40°C to +105°C are guaranteed by design, not production tested.


#### **Typical Operating Characteristics**


(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>DD</sub> = 5V, SKIP = GND, T<sub>A</sub> = +25°C, unless otherwise noted.)





#### Typical Operating Characteristics (continued)


(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>DD</sub> = 5V, SKIP = GND, T<sub>A</sub> = +25°C, unless otherwise noted.)

























#### **Typical Operating Characteristics (continued)**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{DD} = 5V$ ,  $\overline{SKIP} = GND$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.)




A. EN1, 5V/div E. PG00D1, 10V/div
B. REF, 2V/div F. LX1, 10V/div
C. V<sub>0UT1</sub>, 500mV/div G. DL1, 10V/div
D. I<sub>LX1</sub>, 10A/div

### SMPS2 LOAD-TRANSIENT RESPONSE (PWM MODE)




#### SMPS1 STARTUP WAVEFORM (LIGHT LOAD)




A. EN1, 5V/div E. PG00D1, 10V/div B. REF, 2V/div F. LX1, 10V/div C. V<sub>0UT1</sub>, 500mV/div G. DL1, 10V/div D. I<sub>LX1</sub>, 5A/div

#### SMPS2 LOAD-TRANSIENT RESPONSE (SKIP MODE)




SMPS1 OUTPUT OVERVOLTAGE



# SMP\$1 SHUTDOWN WAVEFORM MAX17007A loc21 A A B C O O O 12V O 12V O SKIP = GND SV G G

A. EN1, 5V/div E. PG00D1, 10V/div B. REF, 5V/div F. LX1, 10V/div C. V<sub>0UT1</sub>, 500mV/div D. I<sub>LX1</sub>, 5A/div


#### SMPS1 OUTPUT OVERLOAD WAVEFORM





A. V<sub>OUT1</sub>, 500mV/div D. PG00D1, 5V/div B. I<sub>LX1</sub>, 10A/div E. DL1, 5V/div C. LX1, 10V/div

#### Typical Operating Characteristics (continued)

(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>DD</sub> = 5V, SKIP = GND, T<sub>A</sub> = +25°C, unless otherwise noted.)







B. I<sub>LX2</sub>, 10A/div I<sub>OUT1</sub> = 1A REFIN1 = 1V TO 1.2V TO 1V SKIP = REF

#### **Pin Description**

PIN	NAME	FUN	ICTION			
1	REF	2V Reference Voltage Output. Bypass REF to GND with a 2.2nF ceramic capacitor. The reference can source up to 100μA. Loading REF degrades output-voltage accuracy according to the REF load regulation error (see the <i>Typical Operating Characteristics</i> ). The reference shuts down when both EN1 and EN2 are low.				
2	ILIM1	This four-level input determines the CSH1 to CSL1 current limit for SMPS1:  VCC (5V) = 60mV current limit  Open (3.3V) = 45mV current limit  REF (2V) = 30mV current limit  GND = 15mV current limit  In combined mode, ILIM1 sets the current-limit threshold for both sides.				
3	ILIM2 (CCI)	This four-level input determines the CSH2 to CSL2 current limit for SMPS2:  VCC (5V) = 60mV current limit  Open (3.3V) = 45mV current limit  REF (2V) = 30mV current limit  GND = 15mV current limit  In combined mode, ILIM2 is the current balance integrator (CCI) output pin. Connect a capacitor (CCCI) between CCI and the output. The CCI capacitor value depends on the ILIM1 setting based on the following table:				
		ILIM1	C <sub>CCI</sub> at ILIM2 (pF)			
		V <sub>CC</sub> (5V)	120			
		Open (3.3V)	180			
		REF (2V)	220			
		GND	470			
4	Vcc	5V Analog Supply Input. Bypass $V_{CC}$ from $V_{DD}$ using a $10\Omega$ resistor, and to analog ground using a $1\mu F$ ceramic capacitor.				

### Pin Description (continued)

PIN	NAME	FUNCTION
5	SKIP	Pulse-Skipping Control Input. This four-level input determines the mode of operation under normal steady-state conditions and dynamic output-voltage transitions:  VDD (5V) = Forced-PWM operation Open (3.3V) = Ultrasonic mode (without forced-PWM during transitions) REF (2V) = Pulse-skipping mode (with forced-PWM during transitions) GND = Pulse-skipping mode (without forced-PWM during transitions) There are no dynamic transitions for SMPS2, so SKIP = 2V and SKIP = GND have the same pulse-skipping behavior for SMPS2 without any forced-PWM transitions. In combined mode, the ultrasonic mode is disabled, and the SKIP = open (3.3V) setting is identical to the SKIP = GND setting.
6	TON1	Frequency-Setting Input for SMPS1. An external resistor between the input power source and TON1 sets the switching period ( $T_{SW1}$ ) of SMPS1: $T_{SW1} = C_{TON} (R_{TON1} + 6.5 k\Omega)$ where $C_{TON} = 16.26 pF$ . TON1 is high impedance in shutdown. In combined mode, TON1 sets the switching period for both SMPS1 and SMPS2.
7	TON2	Frequency-Setting Input for SMPS2. An external resistor between the input power source and TON2 sets the switching period ( $T_{SW2}$ ) of SMPS2: $T_{SW2} = C_{TON} (R_{TON2} + 6.5 \text{k}\Omega)$ where $C_{TON} = 16.26 \text{pF}$ . Set TON2 to a switching frequency different from TON1. A 10% to 30% difference in switching frequency between SMPS1 and SMPS2 is recommended. TON2 is high impedance in shutdown. In combined mode, TON2 may be left open.
8	REFIN1	External Reference Input for SMPS1. REFIN1 sets the feedback regulation voltage of CSL1. SMPS1 includes an internal window comparator to detect REFIN1 voltage changes that are greater than ±50mV (typ), allowing the controller to blank PGOOD1 and the fault protection, and force the output transition, if enabled. When REFIN1 is tied to V <sub>CC</sub> , SMPS1 regulates the output to 1.05V. In combined mode, REFIN1 sets the feedback regulation voltage of the combined output.
9	CSL1	Output-Sense and Negative Current-Sense Input for SMPS1. When using the internal preset 1.05V feedback divider (REFIN1 = $V_{CC}$ ), the controller uses CSL1 to sense the output voltage. Connect to the negative terminal of the current-sense element. Figure 14 describes two different current-sensing options—using accurate sense resistors or lossless inductor DCR sensing.
10	CSH1	Positive Current-Sense Input for SMPS1. Connect to the positive terminal of the current-sense element. Figure 14 describes two different current-sensing options—using accurate sense resistors or lossless inductor DCR sensing.
11	EN1	Enable Control Input for SMPS1. Connect to $V_{CC}$ for normal operation. Pull EN1 low to disable SMPS1. The controller slowly ramps down the output voltage to ground and after the target voltage reaches 0.1V, the controller forces DL1 low. When both EN1 and EN2 are low, the device enters the low-power shutdown state. In combined mode, EN1 controls the combined SMPS output. EN2 is unused and must be grounded.
12	PGOOD1	Open-Drain Power-Good Output for SMPS1. PGOOD1 is low when the SMPS1 voltage is more than 200mV below or 300mV above the target voltage, during soft-start, and in shutdown. After the SMPS1 soft-start circuit has terminated, PGOOD1 becomes high impedance 200µs after the output is in regulation. PGOOD1 is blanked (forced high-impedance state) when a dynamic REFIN1 transition is detected.
13	DH1	High-Side Gate-Driver Output for SMPS1. DH1 swings from LX1 to BST1. DH1 is low in shutdown.

12 \_\_\_\_\_\_ **/VI/IXI/M** 

### Pin Description (continued)

- DIN		FUNCTION
PIN	NAME	FUNCTION
14	LX1	Inductor Connection for SMPS1. Connect LX1 to the switched side of the inductor. LX1 serves as the lower supply rail for the DH1 high-side gate driver.
15	BST1	Bootstrap Capacitor Connection for SMPS1. The MAX17007A/MAX17007B/MAX17008 include an internal boost switch/diode connected between V <sub>DD</sub> and BST1. Connect to an external capacitor as shown in Figure 1.
16	GND	Ground. Analog and power ground connection for the low-side gate driver of SMPS1.
17	DL1	Low-Side Gate Driver Output for SMPS1. DL1 swings from GND to V <sub>DD</sub> . DL1 is forced low after the shutdown sequence has completed. DL1 is also forced high when an output overvoltage fault is detected, overriding any negative current-limit condition that may be present. DL1 is forced low in V <sub>CC</sub> UVLO.
18	V <sub>DD</sub>	5V Driver Supply Input. Connect V <sub>DD</sub> to V <sub>CC</sub> through a 10Λ resistor. Bypass to ground through a 2.2μF or greater ceramic capacitor. V <sub>DD</sub> is internally connected to the BST diodes and the low-side gate drivers.
19	DL2	Low-Side Gate-Driver Output for SMPS2. DL2 swings from PGND to V <sub>DD</sub> . DL2 is forced low after the shutdown sequence has completed. DL2 is also forced high when an output overvoltage fault is detected, overriding any negative current-limit condition that may be present. DL2 is forced low in V <sub>CC</sub> UVLO.
20	PGND	Power Ground for the Low-Side Gate Driver of SMPS2
21	BST2	Bootstrap Capacitor Connection for SMPS2. The MAX17007A/MAX17007B/MAX17008 include an internal boost switch/diode connected between V <sub>DD</sub> and BST2. Connect to an external capacitor as shown in Figure 1.
22	LX2	Inductor Connection for SMPS2. Connect LX2 to the switched side of the inductor. LX2 serves as the lower supply rail for the DH2 high-side gate driver.
23	DH2	High-Side Gate-Driver Output for SMPS2. DH2 swings from LX2 to BST2. DH2 is low in shutdown.
24	PGOOD2	Open-Drain Power-Good Output for SMPS2. PGOOD2 is low when the FB2 voltage is more than 100mV below or 150mV above the target voltage, during soft-start, and in shutdown. After the SMPS2 soft-start circuit has terminated, PGOOD2 becomes high impedance 200µs after the output is in regulation. In combined mode, PGOOD2 is not used and can be left open.
25	EN2	SMPS2 Enable Input. Connect to V <sub>CC</sub> for normal operation. Pull EN2 low to disable SMPS2. The controller slowly ramps down the output voltage to ground, and after the target voltage reaches 0.1V, the controller forces DL2 low. When both EN1 and EN2 are low, the device enters the low-power shutdown state.  In combined mode, EN2 is not used and should be connected to GND.
26	CSH2	Positive Current-Sense Input for SMPS2. Connect to the positive terminal of the current-sense element. Figure 14 describes two different current-sensing options—using accurate sense resistors or lossless inductor DCR sensing.
27	CSL2	Output-Sense and Negative Current-Sense Input for SMPS2. When using the internal preset 1.5V feedback divider (FB2 = REF), the controller uses CSL2 to sense the output voltage. Connect to the negative terminal of the current-sense element. Figure 14 describes two different current-sensing options—using accurate sense resistors or lossless inductor DCR sensing.
28	FB2	SMPS2 Feedback Input. Adjust the SMPS2 voltage with a resistive voltage-divider between SMPS2 output and GND. Connect FB2 to REF for preset 1.5V output. Tie FB2 to V <sub>CC</sub> to configure the MAX17007A/MAX17007B/MAX17008 for combined-mode operation.
_	EP	Exposed Backside Pad. Connect to analog ground.




Figure 1. MAX17007A/MAX17007B/MAX17008 Separate-Mode Standard Application Circuit

14 \_\_\_\_\_\_ **/VI/XI/M** 

Table 1. Component Selection for Standard Applications

COMPONENT	V <sub>OUT1</sub> = 1.0V/1.2V AT 12A (FIGURE 1)	V <sub>OUT</sub> = 1.5V AT 12A (FIGURE 1)
COMPONENT	$V_{IN} = 7V \text{ to } 20V$ TON1 = 220k $\Omega$ (270kHz)	$V_{IN} = 7V \text{ to } 20V$ $TON2 = 180k\Omega \text{ (330kHz)}$
Input Capacitor (per Phase)	(2x) 10μF, 25V Taiyo Yuden TMK432BJ106KM	(2x) 10µF, 25V Taiyo Yuden TMK432BJ106KM
Output Capacitor	(2x) 330μF, 2.5V, 12mΩ, C case SANYO 2R5TPE330MCC2	(2x) 330μF, 2.5V, 12mΩ, C case SANYO 2R5TPE330MCC2
Inductor	1μH, 3.25mΩ, 16A Würth Electronics 7443552100	1μH, 3.25mΩ, 16A Würth Electronics 7443552100
Schottky Diode	2A, 30V Schottky diode (SMA) Nihon EC21QS03L Central Semiconductor CMSH2-40M	2A, 30V Schottky diode (SMA) Nihon EC21QS03L Central Semiconductor CMSH2-40M
High-Side MOSFET	Fairchild Semiconductor (1x) FDS8690 8.6mΩ/11.4mΩ (typ/max)	Fairchild Semiconductor (1x) FDS8690 8.6m $\Omega$ /11.4m $\Omega$ (typ/max)
Low-Side MOSFET	Fairchild Semiconductor (1x) FDS8670 4.2mΩ/5mΩ (typ/max)	Fairchild Semiconductor (1x) FDS8670 4.2mΩ/5mΩ (typ/max)

#### **Table 2. Component Suppliers**

MANUFACTURER	WEBSITE
AVX Corp.	www.avxcorp.com
BI Technologies	www.bitechnologies.com
Central Semiconductor Corp.	www.centralsemi.com
Fairchild Semiconductor	www.fairchildsemi.com
International Rectifier	www.irf.com
KEMET Corp.	www.kemet.com
NEC TOKIN America, Inc.	www.nec-tokinamerica.com
Panasonic Corp.	www.panasonic.com

#### **Detailed Description**

The MAX17007A/MAX17007B/MAX17008 standard application circuit (Figure 1) generates the 1V to 1.2V/12A and 1.5V/12A chipset voltages in a notebook computer. The input supply range is 7V to 20V for the specific application. Table 1 lists component selections, while Table 2 lists the component manufacturers. Figure 2 shows the combined-mode standard application circuit and Figure 3 is the MAX17007A/MAX17007B/MAX17008 functional diagram.

The MAX17007A/MAX17007B/MAX17008B contain two constant on-time step-down controllers designed for low-voltage power supplies. The two SMPSs can also be combined to operate as a two-phase high-current single-output regulator. Constant on-time Quick-PWM operation

MANUFACTURER	WEBSITE
Pulse Engineering	www.pulseeng.com
Renesas Technology Corp.	www.renesas.com
SANYO Electric Company, Ltd.	www.sanyodevice.com
Siliconix (Vishay)	www.vishay.com
Sumida Corp.	www.sumida.com
Taiyo Yuden	www.t-yuden.com
TDK Corp.	www.component.tdk.com
TOKO America, Inc.	www.tokoam.com

provides fast response to load transients and handles wide I/O voltage ratios with ease, while maintaining a relatively constant switching frequency. The switching frequency can be adjusted between 200kHz and 600kHz with external resistors. Differential output current sensing allows output sense-resistor sensing for an accurate current-limit, lossless inductor DCR current sensing for lower power dissipation while maintaining 0.7% output accuracy. Overvoltage (MAX17007A/MAX17007B) and undervoltage protection and accurate user-selectable current limits (four different levels) ensure robust operations.

The MAX17007A/MAX17007B/MAX17008 feature a special combined-mode configuration that allows higher current outputs to be supported. A current-balance integrator maintains equal currents in the two phases, improving efficiency and power distribution.




Figure 2. MAX17007A/MAX17007B/MAX17008 Combined-Mode Standard Application Circuit

16 \_\_\_\_\_\_\_ **/V**/**X**I/**M** 




Figure 3. MAX17007A/MAX17007B/MAX17008 Functional Diagram

#### +5V Bias Supply (VCC, VDD)

The MAX17007A/MAX17007B/MAX17008 require an external 5V bias supply in addition to the battery. Typically, this 5V bias supply is the notebook's 95%-efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the 5V supply can be generated with an external linear regulator such as the MAX1615.

The 5V bias supply powers both the PWM controllers and internal gate-drive power, so the maximum current drawn depends on the external MOSFET's gate capacitance, and the selected switching frequency:

 $I_{BIAS} = I_{Q} + f_{SW1}Q_{G(SMPS1)} + f_{SW2}Q_{G(SMPS2)}$ = 4mA to 40mA (typ)

Bypass V<sub>CC</sub> with a 1 $\mu$ F or greater ceramic capacitor to the analog ground. Bypass V<sub>DD</sub> with a 2.2 $\mu$ F or greater ceramic capacitor to the power ground. V<sub>CC</sub> and V<sub>DD</sub> should be separated with a 10 $\Omega$  resistor (Figure 1).

#### **2V Reference**

The 2V reference is accurate to  $\pm 1\%$  over temperature and load, making REF useful as a precision system reference. Bypass REF to GND with a 2.2nF. The reference sources up to  $100\mu\text{A}$  and sinks  $10\mu\text{A}$  to support external loads.

#### **Combined-Mode Operation (FB2 = Vcc)**

Combined-mode operation allows the MAX17007A/MAX17007B/MAX17008 to support even higher output currents by sharing the load current between two phases, distributing the power dissipation over several power components to improve the efficiency. The MAX17007A/MAX17007B/MAX17008 are configured in combined mode by connecting FB2 to VCC. See Figure 2 for the combined-mode standard application circuit.

Table 3 lists the pin function differences between combined mode and separate mode. See the *Pin Description* for additional details.

#### Table 3. Pin Function in Combined and Separate Modes

PIN	COMBINED MODE	SEPARATE MODE	
FB2	Connect to V <sub>CC</sub> to configure MAX17007A/MAX17007B/MAX17008 for combined-mode operation	Connect to REF for preset 1.5V, or use a resistor-divider to set the SMPS2 output voltage	
REFIN1	Sets the combined output voltage—dynamic, fixed, and preset voltages supported	Sets the SMPS1 output voltage—dynamic, fixed, and preset voltages supported	
EN1	Enables/disables combined output	Enables/disables SMPS1	
EN2	Not used; connect to GND	Enables/disables SMPS2	
PGOOD1	Power-good indicator for combined output voltage	Power-good indicator for SMPS1	
PGOOD2	Not used; can be left open	Power-good indicator for SMPS2	
TON1	Sets the per-phase switching frequency for both SMPSs	Sets the switching frequency for SMPS1	
TON2	Not used; leave open	Sets the switching frequency for SMPS2	
ILIM1	Sets the per-phase current limit for both SMPSs	Sets SMPS1 current limit	
ILIM2 (CCI)	Current-balance integrator output; connect a capacitor from CCI to the output	Sets SMPS2 current limit	
SKIP	Only three distinct modes of operation; ultrasonic mode not supported	Supports all four modes of operation	

18 \_\_\_\_\_\_\_ **/I/1X1/I** 

#### SMPS Detailed Description

### Free-Running Constant-On-Time PWM Controller with Input Feed-Forward

The Quick-PWM control architecture is a pseudo-fixed-frequency, constant-on-time, current-mode regulator with voltage feed-forward. This architecture relies on the output filter capacitor's ESR to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose pulse width is inversely proportional to input voltage and directly proportional to output voltage. Another one-shot sets a minimum off-time (150ns typ). The on-time one-shot is triggered if the error comparator is low, the low-side switch current is below the valley current-limit threshold, and the minimum off-time one-shot has timed out. Figure 4 is the PWM controller block diagram.

#### **On-Time One-Shot**

The heart of the PWM core is the one-shot that sets the high-side switch on-time. This fast, low-jitter, adjustable one-shot includes circuitry that varies the on-time in response to battery and output voltage. In independent mode, the high-side switch on-time is inversely proportional to the battery voltage as sensed by the TON1 and TON2 inputs, and proportional to the voltages on CSL1 and CSL2 pins:

SMPS1 On-Time t<sub>ON1</sub> = T<sub>SW1</sub>(V<sub>CSL1</sub>/V<sub>IN</sub>) SMPS2 On-Time t<sub>ON2</sub> = T<sub>SW2</sub>(V<sub>CSL2</sub>/V<sub>IN</sub>)

where  $T_{SW1}$  (switching period of SMPS1) is set by the resistance between TON1 and  $V_{IN}$ ,  $T_{SW2}$  is set by the resistance between TON2 and  $V_{IN}$ . This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator.




Figure 4. PWM Controller Block Diagram

#### Switching Frequency

The MAX17007A/MAX17007B/MAX17008 feature independent resistor-programmable switching frequencies for each SMPS, providing flexibility for applications where one SMPS operates at a lower switching frequency when connected to a high-voltage input rail while the other SMPS operates at a higher switching frequency when connected to a lower voltage rail as a second-stage regulator. Connect a resistor (R<sub>TON</sub>) between TON and V<sub>IN</sub> to set the switching period T<sub>SW</sub> = 1/f<sub>SW</sub>:

$$T_{SW1} = C_{TON}(R_{TON1} + 6.5k\Omega)$$
  
 $T_{SW2} = C_{TON}(R_{TON2} + 6.5k\Omega)$ 

where  $C_{TON}=16.26 pF.\ A 97.5 k\Omega$  to  $302.5 k\Omega$  corresponds to switching periods of  $1.67 \mu s$  (600kHz) to  $5 \mu s$  (200kHz) for SMPS1 and SMPS2. High-frequency (600kHz) operation optimizes the application for the smallest component size, trading off efficiency due to higher switching losses. This may be acceptable in ultra-portable devices where the load currents are lower and the controller is powered from a lower voltage supply. Low-frequency (200kHz) operation offers the best overall efficiency at the expense of component size and board space.

For continuous conduction operation, the actual switching frequency can be estimated by:

$$f_{SW} = \frac{V_{OUT} + V_{DIS}}{t_{ON}(V_{IN} + V_{CHG})}$$

where  $V_{DIS}$  is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and printed-circuit board (PCB) resistances;  $V_{CHG}$  is the sum of the resistances in the charging path, including the high-side switch, inductor, and PCB resistances; and  $t_{ON}$  is the on-time calculated by the on-time block.

When operating in separate mode, it is recommended that both SMPS switching frequencies be set apart by 10% to 30% to prevent the two sides from beating against each other.

#### Combined-Mode On-Time One-Shot

In combined mode (FB2 =  $V_{CC}$ ), TON1 sets the ontime, and hence the switching frequency, for both SMPS. The on-time is programmed using the TON1 equation, which sets the switching frequency per phase. The effective switching frequency as seen on the input and output capacitors is twice the per-phase frequency.

#### Combined-Mode Current Balance

In combined mode, the one-shot for SMPS2 varies the on-time in response to the input voltage and the difference between the SMPS1 and SMPS2 inductor currents. The SMPS1 one-shot in combined mode behaves the same way as it does in separate mode. As such, SMPS2 regulates the current balance, while SMPS1 regulates the voltage.

Two identical transconductance amplifiers integrate the difference between SMPS1 and SMPS2 current-sense signals. The summed output is internally connected to CCI, allowing adjustment of the integration time constant with a compensation network (usually a capacitor) connected between CCI and the output.

The resulting compensation current and voltage are determined by the following equations:

$$ICCI = Gm[(VCSH1 - VCSL1) - (VCSH2 - VCSL2)]$$
  
 $VCCI = VOUT + ICCIZCCI$ 

where ZCCI is the impedance at the CCI output. The SMPS2 on-time one-shot uses this integrated signal (VCCI) to set the SMPS2 high-side MOSFETs on-time. When SMPS1 and SMPS2 current-sense signals (VCSH1 - VCSL1 and VCSH2 - VCSL2) become unbalanced, the transconductance amplifiers adjust the SMPS2 on-time, which increases or decreases the SMPS2 inductor current until the current-sense signals are properly balanced. In combined mode, the SMPS2 on-time is given by:

SMPS2 On-Time toN2 = Tsw2(Vcci/ViN)

#### **SMPS Enable Controls (EN1, EN2)**

EN1 and EN2 provide independent control of output soft-start and soft-shutdown. This allows flexible control of startup and shutdown sequencing. The outputs can be started simultaneously, sequentially, or independently. To provide sequential startup, connect EN of one regulator to PGOOD of the other. For example, with EN1 connected to PGOOD2, OUT1 soft-starts after OUT2 is in regulation.

When configured in separate mode, the two outputs are independent. A fault at one output does not trigger shutdown of the other.

When configured in combined mode (FB2 = VCC), EN1 is the master control input that enables/disables the combined output, while EN2 has no function and must be connected to GND. The startup slew rate follows that of SMPS1.

Toggle EN low to clear the overvoltage, undervoltage, and thermal-fault latches.

#### Soft-Start

Soft-start begins when EN is driven high and REF is in regulation. During soft-start, the output is ramped up from 0V to the final set voltage at 1.3mV/µs slew rate for SMPS1, and 0.65mV/µs for SMPS2, reducing the inrush current and providing a predictable ramp-up time for power sequencing:

$$t_{START1} = t_{SHDN1} = \frac{V_{REFIN1}}{SR_{SS1}} = \frac{V_{REFIN1}}{1.3mV/\mu s}$$

$$t_{START2} = t_{SHDN2} = \frac{V_{FB2}}{SR_{SS2}} = \frac{V_{FB2}}{0.65 \text{mV/} \mu \text{s}}$$

The soft-start circuitry does not use a variable current limit, so full output current is available immediately. The respective PGOOD becomes high impedance approximately 200µs after the target voltage has been reached. The MAX17007A/MAX17007B/MAX17008 automatically use pulse-skipping mode during soft-start and use forced-PWM mode during soft-shutdown, regardless of the \$\overline{SKIP}\$ configuration.

For automatic startup, the battery voltage should be present before  $V_{CC}$ . If the controller attempts to bring the output into regulation without the battery voltage present, the fault latch trips. The controller remains shut down until the fault latch is cleared by toggling EN or cycling the  $V_{CC}$  power supply below 0.5V.

#### Soft-Shutdown

Soft-shutdown begins when the system pulls EN low, an output undervoltage fault, or a thermal fault. During soft-shutdown, the respective PGOOD is pulled low immediately and the output voltage ramps down with the same startup slew rate for the respective outputs. After the controller reaches the 0V target, the drivers are disabled (DL\_ and DH\_ pulled low) and the internal  $10\Omega$  discharge on CSL\_ activated. The MAX17007A/ MAX17007B/MAX17008 shut down completely when both EN are low—the reference turns off after both SMPSs have reached the 0V target, and the supply current drops to about  $1\mu A$  (max).

Slowly discharging the output capacitors by slewing the output over a long period of time (typically 0.5ms to 2ms) keeps the average negative inductor current low (damped response), thereby preventing the negative output-voltage excursion that occurs when the controller discharges the output quickly by permanently turning on the low-side MOSFET (underdamped

response). This eliminates the need for the Schottky diode normally connected between the output and ground to clamp the negative output-voltage excursion.

#### **Modes of Operation**

#### Forced-PWM Mode (SKIP = 5V)

The low-noise forced-PWM mode ( $\overline{SKIP}=5V$ ) disables the zero-crossing comparator, which controls the low-side switch on-time. This forces the low-side gate-drive waveform to constantly be the complement of the high-side gate-drive waveform, so the inductor current reverses at light loads while DH maintains a duty factor of  $V_{OUT}/V_{IN}$ . The benefit of forced-PWM mode is to keep the switching frequency fairly constant. However, forced-PWM operation comes at a cost: the no-load 5V bias current remains between 2mA to 5mA, depending on the switching frequency.

The MAX17007A/MAX17007B/MAX17008 automatically use forced-PWM operation during shutdown, regardless of the SKIP configuration.

### Automatic Pulse-Skipping Mode (SKIP = GND or 2V)

In skip mode (SKIP = GND or 2V), an inherent automatic switchover to PFM takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. The zero-crossing comparator threshold is set by the differential across CSL\_ and CSH\_.

DC output-accuracy specifications refer to the threshold of the error comparator. When the inductor is in continuous conduction, the MAX17007A/MAX17007B/MAX17008 regulate the valley of the output ripple, so the actual DC output voltage is higher than the trip level by 50% of the output ripple voltage. In discontinuous conduction  $\overline{(\text{SKIP})}$  = GND or 2V and IOUT < ILOAD(SKIP)), the output voltage has a DC regulation level higher than the error-comparator threshold by approximately 1.5% due to slope compensation. However, the internal integrator corrects for most of it, resulting in very little load regulation.

When  $\overline{\text{SKIP}} = 2\text{V}$ , the MAX17007A/MAX17007B/MAX17008 use forced-PWM operation during all dynamic output-voltage transitions until 100µs after the transition has been completed—REFIN1 and the internal target are within  $\pm 50\text{mV}$  (typ) and an error-amplifier transition is detected. Since SMPS2 does not support dynamic transitions,  $\overline{\text{SKIP}} = 2\text{V}$  and  $\overline{\text{SKIP}} = \text{GND}$  have the same pulse-skipping behavior without any forced-PWM transitions.

When SKIP is pulled to GND, the MAX17007A/MAX17007B/MAX17008 remain in pulse-skipping mode. Since the output is not able to sink current, the timing for negative dynamic output-voltage transitions depends on the load current and output capacitance. Letting the output voltage drift down is typically recommended in order to reduce the potential for audible noise since this eliminates the input current surge during negative output-voltage transitions. Figure 5 shows the pulse-skipping/discontinuous crossover point.

Ultrasonic Mode ( $\overline{SKIP}$  = Open = 3.3V)

Leaving SKIP unconnected or connecting SKIP to 3.3V activates a unique pulse-skipping mode with a minimum switching frequency of 25kHz. This ultrasonic pulse-skipping mode eliminates audio-frequency modulation that would otherwise be present when a lightly loaded controller automatically skips pulses. In ultrasonic mode, the controller automatically transitions to fixed-frequency PWM operation when the load reaches the same critical conduction point (ILOAD(SKIP)) that occurs when normally pulse skipping.

An ultrasonic pulse occurs when the controller detects that no switching has occurred within the last 30µs. Once triggered, the ultrasonic controller pulls DL high, turning on the low-side MOSFET to induce a negative inductor current (Figure 6). After the inductor current reaches the negative ultrasonic current threshold, the controller turns off the low-side MOSFET (DL pulled low) and triggers a constant on-time (DH driven high). When the on-time has expired, the controller reenables the low-side MOSFET until the controller detects that the inductor current dropped below the zero-crossing threshold. Starting with a DL pulse greatly reduces the peak output voltage when compared to starting with a DH pulse.




Figure 5. Pulse-Skipping/Discontinuous Crossover Point

22

The output voltage at the beginning of the ultrasonic pulse determines the negative ultrasonic current threshold, resulting in the following equations for SMPS1:

$$V_{ISONIC1} = I_{L1}R_{CS1} = (V_{REFIN1} - V_{CSL1}) \times 0.65$$
(SMPS1 adjustable mode)

$$V_{\text{ISONIC1}} = I_{\text{L1}}R_{\text{CS1}} = (1.05V - V_{\text{CSL1}}) \times 0.65$$

(SMPS1 preset mode)

where VCSL1 > VREFIN1 in adjustable mode, VCSL1 > 1.05V in preset mode, and RCS1 is the current-sense resistance seen across CSH1 to CSL1.

Similarly for SMPS2:

$$V_{\text{ISONIC2}} = I_{\text{L2}}R_{\text{CS2}} = (0.7\text{V} - V_{\text{FB2}}) \times 0.65$$
(SMPS2 adjustable mode)

$$V_{\text{ISONIC2}} = I_{\text{L2}}R_{\text{CS2}} = (1.5V - V_{\text{CSL2}}) \times 0.65$$

(SMPS2 preset mode)

where  $V_{CSL2} > 0.7V$  in adjustable mode,  $V_{CSL2} > 1.5V$  in preset mode, and  $R_{CS2}$  is the current-sense resistance seen across CSH2 to CSL2.

In combined mode, ultrasonic mode setting is disabled, and the  $\overline{SKIP}$  = open (3.3V) setting is identical to the  $\overline{SKIP}$  = GND setting.




Figure 6. Ultrasonic Waveform

#### **Valley Current-Limit Protection**

The current-limit circuit employs a unique "valley" current-sensing algorithm that senses the inductor current across the output current-sense element—inductor DCR or current-sense resistor, which generates a voltage between CSH\_ and CSL\_. If the current exceeds the valley current-limit threshold during the low-side MOSFET conduction time, the PWM controller is not allowed to initiate a new cycle. The valley current-limit threshold is set by the four-level ILIM\_ pin, with selectable limits of 15mV, 30mV, 45mV, and 60mV.

The actual peak current is greater than the valley current-limit threshold by an amount equal to the inductor ripple current (Figure 7). Therefore, the exact current-limit characteristic and maximum load capability are a function of the inductor value and battery voltage. When combined with the undervoltage protection circuit, this current-limit method is effective in almost every circumstance. See Figure 8.

In forced-PWM mode, the MAX17007A/MAX17007B/MAX17008 also implement a negative current limit to prevent excessive reverse inductor currents when V<sub>OUT</sub> is sinking current. The negative current-limit threshold is set to approximately 120% of the positive current limit.

In combined mode, ILIM1 sets the per-phase current limit for both phases.

#### **MOSFET Gate Drivers (DH, DL)**

The DH and DL drivers are optimized for driving moderate-sized high-side, and larger low-side power MOSFETs. This is consistent with the low duty factor seen in notebook applications, where a large V<sub>IN</sub> - V<sub>OUT</sub> differential exists. The high-side gate driver (DH) sources and sinks 1.2A, and the low-side gate driver (DL) sources 1.0A and sinks 2.4A. This ensures robust gate drive for high-current applications. The DH floating high-side MOSFET driver is powered by internal boost switch charge pumps at BST, while the DL synchronous-rectifier driver is powered directly by the 5V bias supply (V<sub>DD</sub>).




Figure 7. "Valley" Current-Limit Threshold Point




Figure 8. Current-Limit Block Diagram

#### **Output Voltage**

The MAX17007A/MAX17007B/MAX17008 feature preset and adjustable output voltages for both SMPSs, and dynamic output voltages for SMPS1. In combined mode, the output voltage is set by REFIN1, and all features for SMPS1 output-voltage configuration and dynamic voltage changes apply to the combined output. Figure 9 is the SMPS target decode block diagram.

### Preset/Adjustable Output Voltages (Dual-Mode Feedback)

Connect REFIN1 to VCC to set the SMPS1 voltage to preset 1.05V. Connect FB2 to REF to set the SMPS2




Figure 9. SMPS Target Decode Block Diagram

voltage to preset 1.5V. The SMPS1 output voltage can be adjusted up to 2V by changing REFIN1 voltage without using an external resistive voltage-divider. The output voltage of SMPS2 can be adjusted with an external resistive voltage-divider between CSL2 and GND with the center tap connected to FB2 (Figure 10). Choose RFB2LO (resistance from FB2 to GND) to be approximately  $10 k\Omega$  and solve for RFB2HI (resistance from CSL2 to FB2) using the equation:

$$R_{FB2HI} = R_{FB2LO} \left( \frac{V_{CSL2}}{0.7V} - 1 \right)$$

The MAX17007A/MAX17007B/MAX17008 regulate the valley of the output ripple, so the actual DC output voltage is higher than the slope compensated target by 50% of the output ripple voltage. Under steady-state conditions, the MAX17007A/MAX17007B/MAX17008s' internal integrator corrects for this 50% output ripple voltage error, resulting in an output-voltage accuracy that is dependent only on the offset voltage of the integrator amplifier provided in the *Electrical Characteristics* table.

#### Dynamic Output Voltages (REFIN1)

The MAX17007A/MAX17007B/MAX17008 regulate the output to the voltage set at REFIN1. By changing the voltage at REFIN1 (Figure 11), the MAX17007A/MAX17007B/MAX17008 can be used in applications that require dynamic output voltage changes between two set points. For a step-voltage change at REFIN1, the rate of change of the output voltage is limited either by the internal 9.5mV/µs slew-rate circuit or by the component selection—inductor current ramp, the total output capacitance, the current limit, and the load during the transition—whichever is slower. The total output capacitance determines how much current is needed to change the output voltage, while the inductor limits the current ramp




Figure 10. Setting VOUT2 with a Resistive Voltage-Divider

rate. Additional load current can slow down the output voltage change during a positive REFIN1 voltage change, and can speed up the output voltage change during a negative REFIN1 voltage change.

#### Automatic Fault Blanking (SMPS1)

When the MAX17007A/MAX17007B/MAX17008 detect that the internal target and REFIN1 are more than ±50mV (typ) apart, the controller automatically blanks PGOOD1,

blanks the UVP protection, and sets the OVP threshold to max REF  $\pm$  300mV. The blanking remains until 1) the internal target and REFIN1 are within  $\pm$ 50mV of each other, and 2) an edge is detected on the error amplifier signifying that the output is in regulation. This prevents the system or internal fault protection from shutting down the controller during transitions. Figure 11 shows the dynamic REFIN1 transition ( $\overline{SKIP} = \overline{GND}$ ) and Figure 12 shows the dynamic REFIN1 transition ( $\overline{SKIP} = \overline{REF}$ ).




Figure 11. Dynamic REFIN1 Transition (SKIP = GND)




Figure 12. Dynamic REFIN1 Transition (SKIP = REF)

#### Internal Integration

An integrator amplifier forces the DC average of the FB voltage to equal the target voltage. This internal amplifier integrates the feedback voltage and provides a fine adjustment to the regulation voltage (Figure 4), allowing accurate DC output-voltage regulation regardless of the compensated feedback ripple voltage and internal slope-compensation variation. The integrator amplifier has the ability to shift the output voltage by ±140mV (typ).

The MAX17007A/MAX17007B/MAX17008 disable the integrator by connecting the amplifier inputs together at the beginning of all dynamic REFIN1 transitions done in pulse-skipping mode. The integrator remains disabled until 20µs after the transition is completed (the internal target settles) and the output is in regulation (edge detected on the error comparator).

### Power-Good Outputs (PGOOD) and Fault Protection

PGOOD\_ is the open-drain output that continuously monitors the respective output voltage for undervoltage and overvoltage conditions. The respective PGOOD\_ is actively held low in shutdown (EN\_ = GND) during soft-start and soft-shutdown. Approximately 200 $\mu$ s (typ) after the soft-start terminates, PGOOD\_ becomes high impedance as long as the respective output voltage is in regulation.

PGOOD1 goes low if the output voltage drops 200mV below the target voltage (REFIN1 or fixed 1.05V), or rises 300mV above the target voltage (REFIN1 or fixed 1.05V), or the SMPS1 controller is shut down.

In adjustable mode, PGOOD2 goes low if the feedback voltage drops 100mV below the target voltage (0.7V), or rises 150mV above the target voltage (0.7V), or the SMPS2 controller is shut down. In preset mode (fixed 1.5V), the PGOOD2 thresholds are -200mV and +300mV.

For a logic-level PGOOD output voltage, connect an external pullup resistor between PGOOD and VDD. A  $100k\Omega$  pullup resistor works well in most applications. See Figure 13.

### Overvoltage Protection (OVP, MAX17007A/MAX17007B Only)

When the internal feedback voltage rises above the overvoltage threshold, the OVP comparator immediately pulls DH low and forces DL high, pulls PGOOD low, sets the fault latch, and disables the faulted SMPS controller. Toggle EN or cycle VCC power below the VCC POR to clear the fault latch and restart the controller.

The overvoltage thresholds are +300mV for SMPS1 (fixed 1.05V and adjustable REFIN1), +300mV for SMPS2 in preset mode (fixed 1.5V output), and +150mV for SMPS2 in adjustable mode (0.7V feedback).

An OV fault on one side does not affect the other side.




Figure 13. Power-Good and Fault Protection

#### Undervoltage Protection (UVP)

When the feedback voltage drops below the undervoltage threshold, the controller immediately pulls PGOOD low and triggers a 200µs one-shot timer. If the feedback voltage remains below the undervoltage fault threshold for the entire 200µs, then the undervoltage fault latch of the faulted SMPS is set and that SMPS begins its shutdown sequence. When the internal target voltage drops below 0.1V, the MAX17007A/MAX17007B/MAX17008 force DL low for the faulted SMPS. Toggle EN or cycle VCC power below VCC POR to clear the fault latch and restart the controller.

The undervoltage thresholds are -200mV for SMPS1 (fixed 1.05V and adjustable REFIN1), -200mV for SMPS2 in preset mode (fixed 1.5V output), and -100mV for SMPS2 in adjustable mode (0.7V feedback).

A UV fault on one side does not affect the other side.

#### Thermal-Fault Protection (TSHDN)

The MAX17007A/MAX17007B/MAX17008 feature a thermal-fault protection circuit. When the junction temperature rises above +160°C, a thermal sensor activates the fault latch, pulls PGOOD low, and shuts down the controller. Both DL and DH are pulled low. Toggle EN or cycle V<sub>CC</sub> power below V<sub>CC</sub> POR to reactivate the controller after the junction temperature cools by 15°C.

#### **V<sub>CC</sub> POR and UVLO**

Each SMPS of the MAX17007A/MAX17007B/MAX17008 is enabled when its respective EN is driven high. On the first rising EN, the reference powers up first. Once the reference exceeds its undervoltage lockout (UVLO) threshold (~ 60µs), the internal analog blocks are turned on and masked by a 140µs one-shot delay in order to allow the bias circuitry and analog blocks enough time to settle to their proper states. With the control circuitry reliably powered up, the PWM controller begins switching. The second rising EN, if controlled separately, also has the 140µs one-shot delay before its first DH pulse.

Power-on reset (POR) occurs when V<sub>CC</sub> rises above approximately 3V, resetting the fault latch and preparing the controller for operation. The V<sub>CC</sub> UVLO circuitry inhibits switching until V<sub>CC</sub> rises above 4.25V. The controller powers up the reference once the system enables the controller, V<sub>CC</sub> exceeds 4.25V, and either EN is driven high. With the reference in regulation, the controller ramps the output voltage to the target voltage with a 1.3mV/µs slew rate for SMPS1 and 0.65mV/µs for SMPS2.

If the  $V_{CC}$  voltage drops below 4.25V, the controller assumes that there is not enough supply voltage to make valid decisions. To protect the output from overvoltage faults, the controller shuts down immediately and forces a high-impedance output (DL and DH pulled low).

**Table 4. Fault Protection and Shutdown Operation** 

MODE	CONTROLLER STATE	DRIVER STATE
Shutdown (EN_ = High to Low) Output UVP (Latched) Thermal Fault (Latched)	Voltage soft-shutdown initiated. Error amplifier target slowly ramped down to GND.	DL_ low and DH_ low after soft-shutdown completed, internal 10 discharge on CSL_ activated. (Target < 0.1V.)
Output OVP (Latched)	Controller shuts down and internal target slews down. Controller remains off until EN_ toggled or V <sub>CC</sub> power cycled.	DL_ <b>immediately</b> forced high, DH_ pulled low (high-side MOSFET disabled).
V <sub>CC</sub> UVLO Falling Edge	Controller shuts down and the internal target slews down. Controller remains off until V <sub>CC</sub> rises back above UVLO threshold.	DL_ low, DH_ low, internal 10 discharge on CSL_ activated.
V <sub>CC</sub> UVLO Rising Edge	SMPS controller enabled (assuming EN_pulled high).	DL_, DH_ switching.
V <sub>CC</sub> POR	SMPS inactive.	DL_ low.

#### **Quick-PWM Design Procedure**

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- Input voltage range: The maximum value (VIN(MAX)) must accommodate the worst-case input supply voltage allowed by the notebook's AC adapter voltage. The minimum value (VIN(MIN)) must account for the lowest input voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.
- Maximum load current: There are two values to consider. The peak load current (I<sub>LOAD</sub>(MAX)) determines the instantaneous component stresses and filtering requirements, and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (I<sub>LOAD</sub>) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components. Most notebook loads generally exhibit I<sub>LOAD</sub> = I<sub>LOAD</sub>(MAX) x 80%.
- **Switching frequency:** This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage due to MOSFET switching losses that are proportional to frequency and V<sub>IN</sub><sup>2</sup>. The optimum frequency is also a moving target due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
- Inductor operating point: This choice provides trade-offs between size vs. efficiency and transient response vs. output noise. Low inductor values provide better transient response and smaller physical size, but also result in lower efficiency and higher output noise due to increased ripple current. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit. The optimum operating point is usually found between 20% and 50% ripple current.

#### **Inductor Selection**

The per-phase switching frequency and operating point (% ripple current or LIR) determine the inductor value as follows:

$$L = \left(\frac{V_{IN} - V_{OUT}}{f_{SW}I_{LOAD(MAX)}LIR}\right) \left(\frac{V_{OUT}}{V_{IN}}\right)$$

For example:  $I_{LOAD(MAX)} = 15A$ ,  $V_{IN} = 12V$ ,  $V_{OUT} = 1.5V$ ,  $f_{SW} = 300$ kHz, 30% ripple current or LIR = 0.3:

$$L = \left(\frac{12V - 1.5V}{300kHz \times 15A \times 0.3}\right) \left(\frac{1.5V}{12V}\right) = 0.97\mu H$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$I_{PEAK} = I_{LOAD(MAX)} \left( 1 + \frac{LIR}{2} \right)$$

In combined mode, I<sub>LOAD(MAX)</sub> is the per-phase maximum current, which is half the actual maximum load current for the combined output.

#### **Transient Response**

The inductor ripple current impacts transient-response performance, especially at low  $V_{\text{IN}}$  -  $V_{\text{OUT}}$  differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The amount of output sag is also a function of the maximum duty factor, which can be calculated from the on-time and minimum off-time. The worst-case output sag voltage can be determined by:

$$V_{SAG} = \frac{L\left(\Delta I_{LOAD(MAX)}\right)^2 \left[\left(\frac{V_{OUT}T_{SW}}{V_{IN}}\right) + t_{OFF(MIN)}\right]}{2C_{OUT}V_{OUT} \left[\left(\frac{V_{IN} - V_{OUT}}{V_{IN}}\right)T_{SW} - t_{OFF(MIN)}\right]}$$

where toff(MIN) is the minimum off-time (see the *Electrical Characteristics* table).

The amount of overshoot due to stored inductor energy can be calculated as:

$$V_{SOAR} \approx \frac{\left(\Delta I_{LOAD(MAX)}\right)^2 L}{N_{PH} 2C_{OUT} V_{OUT}}$$

where  $N_{PH}$  is the number of active phases per output.  $N_{PH}$  is 1 for separate mode, and  $N_{PH}$  is 2 for combined-mode operation.

#### **Setting the Valley Current Limit**

The minimum current-limit threshold must be high enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at ILOAD(MAX) minus half the ripple current; therefore:

$$I_{LIMIT(LOW)} > \frac{I_{LOAD(MAX)}}{N_{PH}} \left(1 - \frac{LIR}{2}\right)$$

where ILIMIT(LOW) equals the minimum current-limit threshold voltage divided by the output sense element (inductor DCR or sense resistor).

The four-level ILIM setting sets a valley current limit of 15mV, 30mV, 45mV, or 60mV across the CSH\_ to CSL\_ differential input.

Special attention must be made to the tolerance and thermal variation of the on-resistance in the case of DCR sensing. Use the worst-case maximum value for RDCR from the inductor data sheet, and add some margin for the rise in RDCR with temperature. A good general rule is to allow 0.5% additional resistance for each °C of temperature rise, which must be included in the design margin unless the design includes an NTC thermistor in the DCR network to thermally compensate the current-limit threshold.

The current-sense method (Figure 14) and magnitude determine the achievable current-limit accuracy and power loss. The sense resistor can be determined by:

For the best current-sense accuracy and overcurrent protection, use a 1% tolerance current-sense resistor between the inductor and output as shown in Figure 14a. This configuration constantly monitors the inductor current, allowing accurate current-limit protection. However, the parasitic inductance of the current-sense resistor can cause current-limit inaccuracies, especially when using low-value inductors and current-sense resistors. This parasitic inductance (LESL) can be cancelled by adding an RC circuit across the sense resistor with an equivalent time constant:

$$C_{EQ}R_{EQ} = \frac{L_{ESL}}{R_{SENSE}}$$

Alternatively, low-cost applications that do not require highly accurate current-limit protection can reduce the overall power dissipation by connecting a series RC circuit across the inductor (Figure 14b) with an equivalent time constant:

$$R_{CS} = \frac{R2}{R1 + R2} R_{DCR}$$

and:

$$R_{DCR} = \frac{L}{C_{EQ}} \times \left[ \frac{1}{R1} + \frac{1}{R2} \right]$$

where RCs is the required current-sense resistance and RDCR is the inductor's series DC resistance. Use the worst-case inductance and RDCR values provided by the inductor manufacturer, adding some margin for the inductance drop over temperature and load.




Figure 14. Current-Sense Configurations (Sheet 1 of 2)




Figure 14. Current-Sense Configurations (Sheet 2 of 2)

#### **Output Capacitor Selection**

The output filter capacitor must have low enough effective series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements.

In core and chipset converters and other applications where the output is subject to large-load transients, the output capacitor's size typically depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$(R_{ESR} + R_{PCB}) \le \frac{V_{STEP}}{\Delta I_{LOAD(MAX)}}$$

In low-power applications, the output capacitor's size often depends on how much ESR is needed to maintain an acceptable level of output ripple voltage. The output ripple voltage of a step-down controller equals the total inductor ripple current multiplied by the output capacitor's ESR. The maximum ESR to meet ripple requirements is:

$$R_{ESR} \le \left[ \frac{V_{IN} f_{SW} L}{(V_{IN} - V_{OUT}) V_{OUT}} \right] V_{RIPPLE}$$

where fsw is the switching frequency.

With most chemistries (polymer, tantalum, aluminum electrolytic), the actual capacitance value required relates to the physical size needed to achieve low ESR and the chemistry limits of the selected capacitor technology. Ceramic capacitors provide low ESR, but the capacitance and voltage rating (after derating) are determined by the capacity needed to prevent VSAG and VSOAR from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the

rising load edge is no longer a problem (see the V<sub>SAG</sub> and V<sub>SOAR</sub> equations in the *Transient Response* section). Thus, the output capacitor selection requires carefully balancing capacitor chemistry limitations (capacitance vs. ESR vs. voltage rating) and cost.

#### Output Capacitor Stability Considerations

For Quick-PWM controllers, stability is determined by the in-phase feedback ripple relative to the switching frequency, which is typically dominated by the output ESR. The boundary of instability is given by the following equation:

$$\frac{f_{SW}}{\pi} \ge \frac{1}{2\pi R_{EFF} C_{OUT}}$$

$$R_{EFF} \ge \frac{1}{2f_{SW}C_{OUT}}$$

$$R_{EFF} = R_{ESR} + A_{CS}R_{CS}$$

where COUT is the total output capacitance, RESR is the total ESR of the output capacitors, RCS is the current-sense resistance, and ACS is the current-sense gain as determined by the ILIM setting. ACS equals 2, 2.67, 4, and 8 for ILIM settings of 5V, 3.3V, 2V, and GND, respectively.

For a 300kHz application, the effective zero frequency must be well below 95kHz, preferably below 50kHz. For the standard application circuit with ceramic output capacitors, the output ripple cannot be relied upon to be in phase with the inductor current due to the low ESR of the ceramic capacitors. Stability is mainly dependent on the current-sense gain. With ILIM = 2V,  $A_{CS} = 4$ , and an effective current-sense resistance of approximately  $3.5 m\Omega$ , then the ESR zero works out to:

$$1/[2\pi \times (2 \times 330\mu\text{F} + 5 \times 10\mu\text{F}) \times 4 \times 3.5\text{m}\Omega] = 16\text{kHz}$$
  
This is well within the stability requirements.

When only using ceramic output capacitors, output overshoot (V<sub>SOAR</sub>) typically determines the minimum output capacitance requirement. Their relatively low capacitance value can allow significant output overshoot when stepping from full-load to no-load conditions, unless designed with a small inductance value and high switching frequency to minimize the energy transferred from the inductor to the capacitor during load-step recovery.

Unstable operation manifests itself in two related but distinctly different ways: double pulsing and feedback loop instability. Double pulsing occurs due to noise on the output or because the ESR is so low that there is not enough voltage ramp in the output voltage signal. This "fools" the error comparator into triggering a new cycle immediately after the minimum off-time period has expired. Double pulsing is more annoying than harmful, resulting in nothing worse than increased output ripple. However, it can indicate the possible presence of loop instability due to insufficient ESR. Loop instability can result in oscillations at the output after line or load steps. Such perturbations are usually damped, but can cause the output voltage to rise above or fall below the tolerance limits.

The easiest method for checking stability is to apply a very fast zero-to-max load transient and carefully observe the output voltage ripple envelope for overshoot and ringing. It can help to simultaneously monitor the inductor current with an AC current probe. Do not allow more than one cycle of ringing after the initial step-response under/overshoot.

#### **Input Capacitor Selection**

The input capacitor must meet the ripple current requirement (I<sub>RMS</sub>) imposed by the switching currents. The I<sub>RMS</sub> requirements can be determined by the following equation for a single-phase application:

$$I_{RMS} = \frac{\sqrt{I_{LOAD1}^2 V_{OUT1} \left(V_{IN} - V_{OUT1}\right) + I_{LOAD2}^2 V_{OUT2} \left(V_{IN} - V_{OUT2}\right)}}{V_{IN}}$$

In combined mode, the input RMS current simplifies to:

$$I_{RMS} = \left(\frac{I_{LOAD}}{2V_{IN}}\right) \sqrt{2V_{OUT}(V_{IN} - V_{OUT})}$$

where  $I_{\mbox{\scriptsize LOAD}}$  is the combined output current of both phases.

For most applications, nontantalum chemistries (ceramic, aluminum, or OS-CON) are preferred due to their resistance to inrush surge currents typical of systems with a mechanical switch or connector in series with the

input. If the Quick-PWM controller is operated as the second stage of a two-stage power-conversion system, tantalum input capacitors are acceptable. In either configuration, choose an input capacitor that exhibits less than +10°C temperature rise at the RMS input current for optimal circuit longevity.

#### **Power-MOSFET Selection**

Most of the following MOSFET guidelines focus on the challenge of obtaining high load-current capability when using high-voltage (> 20V) AC adapters. Low-current applications usually require less attention.

The high-side MOSFET (N<sub>H</sub>) must be able to dissipate the resistive losses plus the switching losses at both VIN(MIN) and VIN(MAX). Calculate both of these sums. Ideally, the losses at VIN(MIN) should be roughly equal to losses at VIN(MAX), with lower losses in between. If the losses at VIN(MIN) are significantly higher than the losses at VIN(MAX), consider increasing the size of N<sub>H</sub> (reducing RDS(ON) but with higher CGATE). Conversely, if the losses at VIN(MAX) are significantly higher than the losses at VIN(MIN), consider reducing the size of N<sub>H</sub> (increasing RDS(ON) to lower CGATE). If VIN does not vary over a wide range, the minimum power dissipation occurs where the resistive losses equal the switching losses.

Choose a low-side MOSFET that has the lowest possible on-resistance (RDS(ON)), comes in a moderate-sized package (i.e., one or two 8-pin SOs, DPAK, or D²PAK), and is reasonably priced. Make sure that the DL gate driver can supply sufficient current to support the gate charge and the current injected into the parasitic gate-to-drain capacitor caused by the high-side MOSFET turning on; otherwise, cross-conduction problems might occur (see the MOSFET Gate Drivers (DH, DL) section).

#### **MOSFET Power Dissipation**

Worst-case conduction losses occur at the duty factor extremes. For the high-side MOSFET (N<sub>H</sub>), the worst-case power dissipation due to resistance occurs at the minimum input voltage:

PD(NHResistive) = 
$$\left(\frac{V_{OUT}}{V_{IN(MIN)}}\right) (I_{LOAD})^2 R_{DS(ON)}$$

Generally, a small high-side MOSFET is desired to reduce switching losses at high input voltages. However, the RDS(ON) required to stay within package power dissipation often limits how small the MOSFET can be. Again, the optimum occurs when the switching losses equal the conduction (RDS(ON)) losses. High-side switching losses do not usually become an issue until the input is greater than approximately 15V.

Calculating the power dissipation in high-side MOSFET (N<sub>H</sub>) due to switching losses is difficult since it must allow for difficult quantifying factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PCB layout characteristics. The following switching-loss calculation provides only a very rough estimate and is no substitute for breadboard evaluation, preferably including verification using a thermocouple mounted on N<sub>H</sub>:

$$\begin{split} \text{PD(NHSwitching)} &= V_{\text{IN(MAX)}}I_{\text{LOAD}}f_{\text{SW}}\left(\frac{Q_{\text{G(SW)}}}{I_{\text{GATE}}}\right) \\ &+ \frac{C_{\text{OSS}}V_{\text{IN(MAX)}}^2f_{\text{SW}}}{2} \end{split}$$

where C<sub>OSS</sub> is the N<sub>H</sub> MOSFET's output capacitance,  $Q_{G(SW)}$  is the charge needed to turn on the N<sub>H</sub> MOSFET, and I<sub>GATE</sub> is the peak gate-drive source/sink current (2.4A typ).

Switching losses in the high-side MOSFET can become an insidious heat problem when maximum AC adapter voltages are applied due to the squared term in the C x  $V_{IN}^2$  x fsw switching-loss equation. If the high-side MOSFET chosen for adequate  $R_{DS(ON)}$  at low battery voltages becomes extraordinarily hot when biased from  $V_{IN(MAX)}$ , consider choosing another MOSFET with lower parasitic capacitance.

For the low-side MOSFET (N<sub>L</sub>), the worst-case power dissipation always occurs at maximum input voltage:

PD(NLResistive) = 
$$\left[ 1 - \left( \frac{V_{OUT}}{V_{IN(MAX)}} \right) \right] (I_{LOAD})^2 R_{DS(ON)}$$

The worst case for MOSFET power dissipation occurs under heavy overloads that are greater than I<sub>LOAD(MAX)</sub>, but are not quite high enough to exceed the current limit and cause the fault latch to trip. To protect against this possibility, you can "over design" the circuit to tolerate:

$$\begin{split} I_{LOAD} = & \left( I_{VALLEY(MAX)} + \frac{\Delta I_{INDUCTOR}}{2} \right) \\ = & I_{VALLEY(MAX)} + \left( \frac{I_{LOAD(MAX)}LIR}{2} \right) \end{split}$$

where IVALLEY(MAX) is the maximum valley current allowed by the current-limit circuit, including threshold tolerance and on-resistance variation. The MOSFETs must have a good size heatsink to handle the overload power dissipation.

Choose a Schottky diode (D<sub>L</sub>) with a forward voltage low enough to prevent the low-side MOSFET body diode from turning on during the dead time. Select a diode that can handle the load current during the dead times. This diode is optional and can be removed if efficiency is not critical.

#### **Boost Capacitors**

The boost capacitors (C<sub>BST</sub>) must be selected large enough to handle the gate-charging requirements of the high-side MOSFETs. Typically, 0.1µF ceramic capacitors work well for low-power applications driving medium-sized MOSFETs. However, high-current applications driving large, high-side MOSFETs require boost capacitors larger than 0.1µF. For these applications, select the boost capacitors to avoid discharging the capacitor more than 200mV while charging the high-side MOSFETs' gates:

$$C_{BST} = \frac{N \times Q_{GATE}}{200mV}$$

where N is the number of high-side MOSFETs used for one regulator, and QGATE is the gate charge specified in the MOSFET's data sheet. For example, assume (2) IRF7811W n-channel MOSFETs are used on the high side. According to the manufacturer's data sheet, a single IRF7811W has a maximum gate charge of 24nC (VGS = 5V). Using the above equation, the required boost capacitance would be:

$$C_{BST} = \frac{2 \times 24nC}{200mV} = 0.24 \mu F$$

Selecting the closest standard value, this example requires a 0.22µF ceramic capacitor.

#### Applications Information

#### Minimum Input Voltage Requirements and Dropout Performance

The output-voltage adjustable range for continuous-conduction operation is restricted by the nonadjustable minimum off-time one-shot. For best dropout performance, use the slower (200kHz) on-time settings. When working with low input voltages, the duty-factor limit must be calculated using worst-case values for on- and off-times. Manufacturing tolerances and internal propagation delays introduce an error to the on-times. This error is greater at higher frequencies. Also, keep in mind that transient response performance of buck regulators operated too close to dropout is poor, and bulk output capacitance must often be added (see the *Transient Response* section (the VSAG equation) in the *Quick-PWM Design Procedure* section).

In a single-phase configuration, the absolute point of dropout is when the inductor current ramps down during the minimum off-time ( $\Delta I_{DOWN}$ ) as much as it ramps up during the on-time ( $\Delta I_{UP}$ ). The ratio h =  $\Delta I_{UP}/\Delta I_{DOWN}$  is an indicator of the ability to slew the inductor current higher in response to increased load and must always be greater than 1. As h approaches 1—the absolute minimum dropout point—the inductor current cannot increase as much during each switching cycle, and VSAG greatly increases unless additional output capacitance is used. A reasonable minimum value for h is 1.5, but adjusting this up or down allows trade-offs between VSAG, output capacitance, and minimum operating voltage. For a given value of h, the minimum operating voltage can be calculated as:

$$V_{IN(MIN)} = \left(\frac{V_{OUT} + V_{CHG}}{1 - (h \times t_{OFF(MIN)} f_{SW})}\right)$$

where  $V_{CHG}$  is the parasitic voltage drop in the charge path (see the *On-Time One-Shot* section), and  $t_{OFF(MIN)}$  is from the *Electrical Characteristics* table. The absolute minimum input voltage is calculated with h = 1.

If the calculated  $V_{IN(MIN)}$  is greater than the required minimum input voltage, then reduce the operating frequency or add output capacitance to obtain an acceptable  $V_{SAG}$ . If operation near dropout is anticipated, calculate  $V_{SAG}$  to be sure of adequate transient response.

#### **Dropout Design Example:**

 $V_{OUT} = 1.5V$  $f_{SW} = 300kHz$ 

tOFF(MIN) = 250ns

 $V_{CHG} = 150 \text{mV} (10 \text{A load})$ 

h = 1.5:

$$V_{IN(MIN)} = \left[ \frac{1.5V + 150mV}{1 - (0.25\mu s \times 1.5 \times 300kHz)} \right] = 1.86V$$

Calculating again with h = 1 gives the absolute limit of dropout:

$$V_{IN(MIN)} = \left[ \frac{1.5V + 150mV}{1 - (0.25\mu s \times 1.0 \times 300 kHz)} \right] = 1.78V$$

Therefore, V<sub>IN</sub> must be greater than 1.78V, even with very large output capacitance, and a practical input voltage with reasonable output capacitance would be 2.0V.

#### **PCB Layout Guidelines**

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention. If possible, mount all the power components on the top side of the board with their ground terminals flush against one another. Follow these guidelines for good PCB layout:

- Keep the high-current paths short, especially at the ground terminals. This is essential for stable, jitterfree operation.
- Connect all analog grounds to a separate solid copper plane, which connects to the GND pin of the Quick-PWM controller. This includes the V<sub>CC</sub> bypass capacitor, REF bypass capacitors, REFIN1 components, and feedback compensation/dividers.
- Keep the power traces and load connections short. This is essential for high efficiency. The use of thick copper PCBs (2oz vs. 1oz) can enhance full-load efficiency by 1% or more. Correctly routing PCB traces is a difficult task that must be approached in terms of fractions of centimeters, where a single milliohm of excess trace resistance causes a measurable efficiency penalty.
- Keep the high current, gate-driver traces (DL, DH, LX, and BST) short and wide to minimize trace resistance and inductance. This is essential for high-power MOSFETs that require low-impedance gate drivers to avoid shoot-through currents.
- When trade-offs in trace lengths must be made, it is preferable to allow the inductor charging path to be made longer than the discharge path. For example, it is better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the lowside MOSFET or between the inductor and the output filter capacitor.
- Route high-speed switching nodes away from sensitive analog areas (REF, REFIN1, FB2, CSH, and CSL).

#### **Layout Procedure**

- Place the power components first, with ground terminals adjacent (low-side MOSFET source, CIN, COUT, and anode of the low-side Schottky). If possible, make all these connections on the top layer with wide, copper-filled areas.
- 2) Mount the controller IC adjacent to the low-side MOSFET. The DL gate traces must be short and wide (50 mils to 100 mils wide if the MOSFET is 1in from the controller IC).

- 3) Group the gate-drive components (BST capacitors, V<sub>DD</sub> bypass capacitor) together near the controller IC.
- 4) Make the DC-DC controller ground connections as shown in Figures 1 and 2. This diagram can be viewed as having four separate ground planes: I/O ground, where all the high-power components go; the power ground plane, where the PGND pin and VDD bypass capacitor go; the master's analog ground plane where sensitive analog components, the master's GND pin, and VCC bypass capacitor go; and the slave's analog ground plane where the slave's GND pin and VCC bypass capacitor go. The master's GND plane must meet the PGND plane only at a single point directly beneath the IC.
- Similarly, the slave's GND plane must meet the PGND plane only at a single point directly beneath the IC. The respective master and slave ground planes should connect to the high-power output ground with a short metal trace from PGND to the source of the low-side MOSFET (the middle of the star ground). This point must also be very close to the output capacitor ground terminal.
- 5) Connect the output power planes (V<sub>OUT</sub> and system ground planes) directly to the output filter capacitor positive and negative terminals with multiple vias. Place the entire DC-DC converter circuit as close to the load as is practical. See Figure 15.




Figure 15. PCB Layout Example

34 /VI/IXI/VI

**Chip Information** 

#### **Package Information**

For the latest package outline information and land patterns, PROCESS: BICMOS go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
28 TQFN-EP	T2844+1	21-0139	

pertains to the package regardless of RoHS status.

#### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/08	Initial release	_
1	9/08	Changed MAX17007 to MAX17007A, changed EC table, and corrected typos	1–8, 11, 12, 13, 16, 18, 24, 25
2	10/08	Released the MAX17008. Updated the EC table.	1, 3, 6
3	9/10	Added the MAX17007B to the data sheet.	1–36

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

### **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX17007AGTI+ MAX17007AGTI+T