ABSOLUTE MAXIMUM RATINGS

V _{CC} to GND0.3V to +6.0V	1
VREG to GND0.3V to +6.0V	
TUNE, SHDN, MOD to GND0.3V to (V _{CC} + 0.3V))
OUT to GND0.3V to +6.0V	1
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	

8-Pin μ MAX (derate 5.7mW/°C above T_A = +70°C)457mW

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION! ESD SENSITIVE DEVICE

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2.7V \text{ to } +5.5V, V_{TUNE} = +0.4V \text{ to } +2.4V, V_{SHDN} \ge +2.0V, V_{MOD} = +1.4V, OUT \text{ is connected to a } 50\Omega \text{ load}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$. Typical values are at $V_{CC} = +3.0V$, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Supply Voltage	Vcc		2.7		5.5	V
		T _A = +25°C, V _{SHDN} ≥ 2.0V		13.7	19	
Supply Current	Icc	$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{\overline{SHDN}} \ge 2.0V$			20	mA
		V _{SHDN} ≤ 0.6V	-2	0.2	2	μA
Digital Input Voltage High	VIH		2.0			V
Digital Input Voltage Low	VIL				0.6	V
Digital Input Current High	IIН	V _{SHDN} ≥2.0V	-2		2	μA
Digital Input Current Low	١ _{١L}	V _{SHDN} ≤ 0.6V	-1		1	μA
Modulation Input Voltage Range	V _{MOD}		0.4		2.4	V
TUNE Leakage Current (Note 2)		$V_{TUNE} = +0.4V$ to $+2.4V$		0.01		nA

AC ELECTRICAL CHARACTERISTICS

(MAX2754 EV kit. V_{CC} = +2.7V to +5.5V, V_{TUNE} = +0.4V to +2.4V, V_{SHDN} \geq +2.0V, V_{MOD} = +1.4V, OUT is connected to a 50 Ω load, T_A = +25°C. Typical values are at V_{CC} = +3.0V, T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Oscillator Guaranteed Frequency Limits	fMIN, fMAX	$V_{TUNE} = +0.4V \text{ to } +2.4V,$ $T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	1145		1250	MHz
Phase Noise		foffset = 4MHz		-137		dBc/Hz
Filase Noise		Noise floor		-151		dBm/Hz
Tuning Goin		V _{TUNE} at f _{MIN}		124		MHz/V
Tuning Gain		V _{TUNE} at f _{MAX}		81		
Output Power				-5		dBm
Modulation Peak Frequency Deviation		$f_{MIN} < f < f_{MAX}$ (Note 2)	±400	±500	±600	kHz
Modulation Sensitivity		Common-mode $V_{MOD} = 1.4V$		-500		kHz/V



AC ELECTRICAL CHARACTERISTICS (continued)

 $(MAX2754 \text{ EV kit. } V_{CC} = +2.7 \text{V to } +5.5 \text{V}, V_{TUNE} = +0.4 \text{V to } +2.4 \text{V}, V_{\overline{SHDN}} \geq +2.0 \text{V}, V_{MOD} = +1.4 \text{V}, \text{ OUT is connected to a } 50 \Omega \text{ load}, T_A = +25^{\circ} \text{C}. \text{ Typical values are at } V_{CC} = +3.0 \text{V}, T_A = +25^{\circ} \text{C}, \text{ unless otherwise noted.}) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Modulation Linearity		$\label{eq:MOD} \begin{split} V_{\text{MOD}} &= +0.4 \text{ to } +2.4 \text{V}, \\ f_{\text{MIN}} &< f < f_{\text{MAX}} \left(\text{Note 4} \right) \end{split}$		±4		%
Modulation Full-Power Bandwidth (Note 5)				2.5		MHz
Return Loss (Note 6)		f _{MIN} < f < f _{MAX}		7.5		dB
Output Harmonics				-20		dBc
Load Pulling		VSWR = 2:1, all phases		1.5		MHzp-p
Supply Pushing		V _{CC} stepped: +3.3V to +2.8V		0.16		MHz/V
Oscillator Turn-On Time (Note 7)				10		μs
Oscillator Turn-Off Time (Note 8)				8		μs

Note 1: Specifications are production tested at $T_A = +25^{\circ}C$. Limits over temperature are guaranteed by design and characterization.

Note 2: Limits are guaranteed by production test at +25°C.

Note 3: Center point is nominally +1.4V.

Note 4: Maximum variation in the modulation sensitivity from its average value over the guaranteed frequency limits.


Note 5: Bandwidth is defined as the point where the response to the modulation port is 0.707 times the low-frequency response. Bandwidth limits on the modulation input for a 1Vp-p sine wave. Common-mode $V_{MOD} = +1.4V$.

Note 6: Refer to Output Buffer section for suggestions to improve the return loss to 12dB.

Note 7: Turn-on time to within 3dB of final output power.

Note 8: Turn-off time to output power of -10dBm.

Typical Operating Characteristics (MAX2754 EV kit, V_{CC} = +3.0V, V_{SHDN} \geq +2.0V, V_{TUNE} = V_{MOD} = +1.4V, and T_A = +25°C, unless otherwise noted.)



MAX2754

4

Pin Description

PIN	NAME	FUNCTION
1	VREG	Capacitor Connection to the On-Chip Linear Regulator Output. Connect a 330nF capacitor to ground.
2	TUNE	Oscillator Frequency Tuning-Voltage Input. High-impedance input with a voltage range of +0.4V (low frequency) to +2.4V (high frequency).
3	GND1	Ground Connection for the Oscillator Core. Requires a low-inductance connection to the circuit- board ground plane.
4	MOD	Linear Modulation Input. High-impedance CMOS input with a voltage range of +0.4V to +2.4V.
5	SHDN	Shutdown Input. Drive logic low to place the device in shutdown mode. Drive logic high for normal operation.
6	GND2	Ground Connection for Output-Buffered Amplifier, Linear Modulation Interface, and Biasing. Requires a low-inductance connection to the circuit-board ground plane.
7	OUT	Buffered Oscillator Output. Incorporates an internal DC-blocking capacitor. OUT is internally matched to 50Ω .
8	V _{CC}	Supply Voltage Connection. Requires external RF bypass capacitor to ground for low noise and low spurious content performance from the oscillator. Bypass with a 330pF capacitor to ground.

Detailed Description

Oscillator

The MAX2754 VCO is implemented as an LC oscillator topology, integrating all of the tank components onchip. This fully monolithic approach provides an extremely easy-to-use VCO, equivalent to a VCO module. The frequency is controlled by a voltage applied to the TUNE pin. The VCO core uses a differential topology to provide a stable frequency versus supply voltage and improve the immunity to load variations. In addition, there is a buffer amplifier following the oscillator core to provide added isolation from load and supply variations and to boost the output power.

Linear Modulation

The linear modulation input offers a means to directly FM modulate the VCO with a controlled amount of frequency deviation for a given input voltage deviation. The unique technique maintains a consistent modulation gain (df/dV_{MOD}) across the entire frequency tuning range of the part, enabling accurate FM modulation derived solely from the filtered NRZ "data" stream (the modulation voltage input).

The modulation input is single-ended and centered about +1.4V. The linear modulation full-scale range is \pm 1V around this point, for a +0.4V to +2.4V input voltage range. A very important point to note is that the sign of the modulation gain is negative. A positive change in V_{MOD} results in a negative change in oscilla-

tion frequency. This convention for the modulation gain is due to the practical implementation of the internal linearizing circuitry. This gain inversion must be considered when designing the analog voltage interface that drives the linear modulation input. The easiest way to handle this is to invert the logic polarity of the modulation data three-state output buffer (TX data output). Where it is impossible to invert the data-stream logic polarity, an external inverter and three-state buffer would be required. These devices are offered in small single-logic gates in SC-79 style packages from various manufacturers (e.g., Fairchild—Tiny Logic, On Semiconductor, or Rohm).

Figure 1 illustrates the frequency versus V_{MOD} characteristic of the modulation input. Note the negative slope of the curve, df_{MOD}/dV_{MOD} < 0, where f_{MOD} = f_{OUT} - f_{NOM}.

Output Buffer

The oscillator signal from the core drives an output buffer amplifier. The amplifier is internally matched to 50Ω including an on-chip DC-blocking capacitor. The return loss can be improved to a minimum of 12dB over 1145MHz to 1250MHz by adding a 2.5nH series inductor and a 3.0pF shunt capacitor. The output buffer has a ground connection separate from the oscillator core to minimize load-pulling effects. The amplifier boosts the oscillator signal to a level suitable for driving most RF mixers.



MAX2754

Applications Information

Tune Input

The tuning input is typically connected to the output of the PLL loop filter. The loop filter provides an appropriately low-impedance source. Incorporate an extra RC filter stage to reduce high-frequency noise and spurious signals. Any excess noise on the tuning input is directly translated into FM noise, which can degrade the phase-noise performance of the oscillator. Therefore, it is important to minimize the noise introduced on the tuning input. A simple RC filter with low corner frequency is needed during testing to filter the noise present on the voltage source driving the tuning line.

Two-Level FSK Applications

The MAX2754 is designed for use in FSK applications operating in the 2.4GHz to 2.5GHz ISM band. Specifically, it is targeted for those systems which utilize a direct TX modulation architecture in which the VCO is directly modulated with the data signal during the transmit (TX) mode. The VCO in these systems runs at half the RF output frequency and is used in conjunction with a frequency doubler to produce the final LO signal for both RX and TX modes of operation.




Figure 1. Modulation Frequency Deviations Characteristics

Figure 2 shows a typical applications circuit. To compute R1, R2, R3, and R4, determine the modulation voltage center point ($V_{MODB} = +1.4V$). Compute the required modulation voltage deviation as follows:




Figure 2. Typical Application Circuit for Two-Level FSK

Layout Issues

MAX2754

 $\Delta V = \Delta f / 500 \text{kHz/V}$ (nominal modulation sensitivity)

Let $R = R_1 + R_3 + R_4$. Setting R based on the desired current from V_{CC} and filter impedance level:

$$R1 = \frac{R}{2},$$

$$R2 = \left(\frac{V_{MODB}}{\Delta V} - 1\right) \times \frac{R}{4},$$

$$R3 = R \times \left(\frac{1}{2} - \frac{V_{MODB}}{V_{CC}}\right),$$

$$R4 = \frac{V_{MODB}}{V_{CC}} \times R$$


Use controlled impedance lines (microstrip, co-planar waveguide, etc.) each time for high-frequency signals. Always place decoupling capacitors as close to the V_{CC} pins as possible; for long V_{CC} lines, it may be necessary to add additional decoupling capacitors located further from the device. Always provide a low-inductance path to ground, and keep GND vias as close to the device as possible. Thermal reliefs on GND pads are not recommended.

Chip Information

TRANSISTOR COUNT: 619

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

_____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2006 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products, Inc.

8

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated: MAX2754EUA+ MAX2754EUA+T MAX2754EUA-T MAX2754EUA