Complete 5µs CMOS 10-Bit A/D Converter

ABSOLUTE MAXIMUM RATINGS

V _{DD} to DGND -0.3V to +7V V _{SS} to DGND +0.3V to -17V AGND to DGND -0.3V, V _{DD} + 0.3V	Operating Temperature Ranges MAX173XC 0°C to +70°C MAX173XE -40°C to +85°C MAX173XE -50°C to +18°C
AIN to AGND	MAX173XM55°C to +125°C Storage Temperature Range65°C to +160°C
(Pins 17, 19-21)	Power Dissipation (any Package) to +75°C 1000mW
Digital Output Voltage to DGND0.3V, V _{DD} + 0.3V (Pins 4-11, 13-16, 18, 22)	Derates Above +75°C by 10mW/°C Lead Temperature (Soldering 10 seconds) +300°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}$ = +5V ± 5%, V_{SS} = -12V or -15V ± 5%; Slow Memory Mode; T_A = T_{MIN} to T_{MAX} unless otherwise noted, f_{CLK} = 2.5MHz.)

PARAMETER	SYMBOL	CONDITIC	ONS	MIN	ТҮР	MAX	UNITS
ACCURACY	_						
Resolution				12			Bits
No Missing Code Resolution				10			Bits
Integral Non-Linearity	INL					±0.05	%FSR
Offset Error (Note 1)						± 5	mV
Full Scale Error (Note 2)						± 0.4	%
Full Scale Tempco (Notes 3, 4)						±45	ppm/°C
ANALOG INPUT		•					
Input Voltage Range				0		5	V .
Input Current		AIN = 0V to +5V				3.5	mA
INTERNAL REFERENCE	.						
V _{REF} Output Voltage		T _A = 25° C		-5.2	-5.25	-5.3	V
V _{REF} Output Tempco (Note 5)					±40		ppm/°C
Output Current Sink Capability		(Note 6)				5	mA
LOGIC INPUTS	· · ·						
Input Low Voltage	VIL	CS, RD, HBEN, CLKIN				0.8	V
Input High Voltage	VIH	CS, RD, HBEN, CLKIN		2.4			V
Input Capacitance (Note 7)	CIN	CS RD, HBEN, CLKIN				10	pF
Input Current	l _{IN}	ČŠ, RD, HBEN CLKIN	VIN = 0 to V _{DD}			±10 ±20	μΑ
LOGIC OUTPUTS							_
Output Low Voltage	VOL	D11-D0/8, BUSY, CLKOUT ISINK = 1.6 mA				0.4	V
Output High Voltage	V _{он}	D11-D0/8, BUSY, CLKOU	JT I _{SOURCE} = 200µA	4			V
Floating State Leakage Current	ILKG	D11-D0/8, V _{OUT} = 0V to V	/DD			±10	μΑ
Floating State Output Capacitance (Note 7)	Cout					15	pF
CONVERSION TIME	-	-					
MAX173	t _{CONV}	Synchronous (12.5 clock Asynchronous (12 to 13	4.8		5 5.2	μs	

///XI///

MAX173

2 -

Complete 5µs CMOS 10-Bit A/D Converter

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +5V \pm 5\%, V_{SS} = -12V \text{ or } -15V \pm 5\%$; Slow Memory Mode; T_A = T_{MIN} to T_{MAX} unless otherwise noted, f_{CLK} = 2.5MHz.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY REJECTION	ON			_		
V _{DD} Only		FS Change, V_{SS} = –15V, V_{DD} = 4.75V to 5.25V	5.25V ±0.01			%
V _{SS} Only		FS Change, V_{DD} = 5V, V_{SS} = -5% to +5%	±0.01			%
POWER REQUIREMENTS		•				
V _{DD}		±5% for Specified Performance 5				V
V _{SS} (Note 8)		±5% for Specified Performance	-12 or -15			V
I _{DD}		$\overline{CS} = \overline{RD} = V_{DD}$, AIN = 5V		5	7	mA
Iss		$\overline{CS} = \overline{RD} = V_{DD}$, AIN = 5V	8 12			mA
Power Dissipation		V _{DD} = +5V, V _{SS} = -15V 145 21				mW

Note 1: Typical change over temp is ± 1.2 mV.

Note 2: $V_{DD} = +5V$, $V_{SS} = -15V$, FS = +5.000V. Ideal last code transition = FS - 1.8mV.

Note 3: Full Scale TC = Δ FS/ Δ T, where Δ FS is full scale change from T_A = 25°C to T_{MIN} or T_{MAX}.

Note 4: Includes internal reference drift.

Note 5: V_{REF} TC = $\Delta V_{\text{REF}}/\Delta T$, where ΔV_{REF} is reference voltage change from T_A = 25°C to T_{MIN} or T_{MAX}.

Note 6: Output current should not change during conversion.

Note 7: Guaranteed by design, not subject to test.

Note 8: Functional operation at V_{SS} = -12V ± 5% is guaranteed by testing offset error and full scale error.

TIMING CHARACTERISTICS (Note 9) (See MAX162 data sheet for t₁-t₁₀ description)

 $(V_{DD} = +5V, V_{SS} = -12V \text{ or } -15V; T_A = T_{MIN}$ to T_{MAX} , specifications in bold type are 100% tested, others are guaranteed by design, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	T _A = 25°C		MAX173C/E		MAX173M		UNITS	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
CS to RD Setup Time	t1		0			0		0		ns
RD to BUSY Delay (Note 12)	t ₂	C _L = 50pF		90	190		230		270	ns
Data Access Time (Note 10)	t ₃	C _L = 20pF		60	90		110		120	ns
Data Access Time (Notes 10, 12)	t ₃	C _L = 100pF		70	125		150		170	ns
RD Pulse Width	t4		t ₃			t ₃		t ₃		
CS to RD Hold Time	t ₅		0			0		0		ns
Data Setup Time After BUSY (Notes 10, 12)	t ₆				80		105		120	ns
Bus Relinquish Time (Notes 11, 12)	t ₇				75		85		90	ns
HBEN to RD Setup Time	t ₈		0			0		0		ns
HBEN to RD Hold Time	t9		0			0		0		ns
Delay Between Read Operations	t ₁₀		200			200		200		ns

Note 9: All input control signals are specified with $t_f = t_f = 5$ ns (10% to 90% of +5V) and timed from a voltage level of +1.6V. **Note 10:** t_3 and t_6 are measured with the load circuits of Figure 1 (see MAX162 data sheet) and defined as the time required for an output


to cross 0.8V or 2.4V.

Note 11: t₇ is defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2 (see MAX162 data sheet).

Note 12: This specification is 100% production tested.

For additional information on using the MAX173 please refer to MAX162 data sheet.

MAX173



Complete 5µs CMOS 10-Bit A/D Converter

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

_//IXI//I

4

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated: MAX173CNG+ MAX173CWG+ MAX173CWG+T