

General Information

The TLE4926C-HT E6547 is an active Hall sensor suited to detect the motion and position of ferromagnetic and permanent magnet structures. An additional self-calibration module has been implemented to achieve optimum accuracy during normal running operation. It comes in a three-pin package for the supply voltage and an open drain output.




Figure 1: Pin configuration PG-SSO-3-92

Pin definition and Function

Pin No.	Symbol	Function
1	V_{S}	Supply Voltage
2	GND	Ground
3	Q	Open Drain Output

Functional Description

The differential Hall sensor IC detects the motion and position of ferromagnetic and permanent magnet structures by measuring the differential flux density of the magnetic field. To detect ferromagnetic objects the magnetic field must be provided by a back biasing permanent magnet (south or north pole of the magnet attached to the rear unmarked side of the IC package).



Offset cancellation is achieved by advanced digital signal processing. Immediately after power-on motion is detected (start-up mode). After a few transitions the sensor has finished self-calibration and switches to a high-accuracy mode (running mode). In running mode switching occurs at signal zero-crossing of the arithmetic mean of max and min value of magnetic differential signal. ΔB is defined as difference between hall plate 1 and hall plate 2.




Figure 2: Block diagram of TLE4926C-HT E6547

Circuit Description

The TLE4926C-HT E6547 is comprised of a supply voltage regulator, a pair of hall probes, spaced at 2.5mm, differential amplifier, noise-shaping filter, comparator, advanced digital signal processor (DSP), A/D and D/A converter and an open drain output.

Startup mode:

The differential signal is digitized in the A/D converter and fed into the dsp part of the circuit. There a rising or falling transition is detected and the output stage is triggered accordingly. As the signal is not offset compensated at this time, the output does not necessarily switch at zero-crossing of the magnetic signal. Signal peaks are also detected in the digital circuit and their arithmetic mean value can be calculated. The offset of this mean value is determined and fed into the offset



cancellation DAC. This procedure can be repeated with increasing accuracy. After few increments the IC is switched into the high accuracy running mode.

Running mode:

In running mode the output is triggered by the comparator. An offset cancellation feedback loop is formed by the A/D converter, dsp and offset cancellation D/A converter. In running mode switching always occurs at zero-crossing. It is only affected by the (small) remaining offset of the comparator and by the remaining propagation delay time of the signal path, mainly determined by the noise-shaping filter. Nevertheless signals below a defined threshold are not detected to avoid unwanted parasitic switching.




Figure 3: Startup of the device

At transition from startup-mode to running mode switching timing is moving from low-accuracy to high accuracy zero-crossing.



1.1 Absolute Maximum Ratings

No.	Parameter	Symbol	min	Тур	max	Unit	Remarks
1.1.1	Supply voltage	Vs	-18		18	V	-
			-24		24	V	1h with $R_{\text{Series}} \ge 200\Omega^2$
			-26		26	V	5min with $R_{\text{Series}} \ge 200\Omega^2$
			-28		28	V	1min with $R_{\text{Series}} \ge 200\Omega^2$
1.1.2	Supply current	Is	-10		25	mA	-
1.1.3	Output OFF voltage	V_{Q}	-0.3		18	V	-
			-18		24	V	1h with $R_{Load} \ge 500\Omega$
			-18		26	V	5min with $R_{Load} \ge 500\Omega$
			-1.0		-	V	1h (protected by internal
							series resistor)
1.1.4	Output ON voltage	V_{Q}	-		16	V	Current internal limited by
							short circuit protection
							$(72h @ T_A < 40^{\circ}C).$
			-		18	V	Current internal limited by
							short circuit protection
							(1h @ T _A < 40°C).
			-		24	V	Current internal limited by
							short circuit protection
							(1min @ T _A < 40°C).
1.1.5	Continuous output current	ΙQ	-50		50	mA	-
1.1.6	Junction temperature	Tj	-40			°C	-
		-			155	°C	5000h (not additive)
					165	°C	2500h (not additive)
					175	°C	500 h (not additive)
					195	°C	10 x1 h (additive to the
							other life times).
1.1.7	Storage temperature	Ts	-40		150	°C	-
1.1.8	Thermal resistance	$R_{\text{th JA}}$			190	K/W	Lower values are possible
	junction-air for						with overmoulded
	PG-SSO-3-92						devices.

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

² Accumulated life time.



1.2 ESD Protection

No.	Parameter	Symbol	max	Unit	Remarks
1.2.1	ESD – protection PG-SSO-3-92	V _{ESD}	± 6	kV	According to standard EIA/JESD22-A114-B Human Body Model
					(HBM 1500 Ohm/100pF)

2.1 Operating Range

No.	Parameter	Symbol	min	typ	max	Unit	Remarks
2.1.1	Supply voltage	Vs	3.2		18	V	Continuous
					24	٧	1h with $R_{\text{Series}} \ge 200\Omega$
					26	>	$5 \text{min with } R_{\text{Series}} \geq \\ 200\Omega.$ Extended limits for parameters in characteristics.
			3			V	During test pulse 4. Limited performance possible
2.1.2	Supply voltage ripple	V_{SAC}			6	V_{pp}	V _S =13V; 0 < f < 50kHz
2.1.3	Continuous output OFF	V_{Q}	0		18	V	Continuous
	voltage		0		24	٧	1h with $R_{\text{Load}} \ge 500\Omega$
2.1.4	Continuous output ON current	IQ	0		20	mA	V _{Qmax} =0.6V
2.1.5	Power on time	t _{on}			1.0	ms	Time to achieve specified accuracy After power on the output of the IC is always in high-state. After internal resets output is locked ³ .

³ Output of the IC is locked in present state (high-state or low-state) after an internal reset is launched. This reset happens typically every 780ms when there is no output switching in either case. See also 2.2.14. A voltage reset causes a release of the output and output is in high state after power on again.



2.1.6	Operating junction temperature	Tj	-40		°C	-
		temperature		155	°C	5000 h (not additive)
				165	°C	2500 h (not additive)
				175	°C	500 h (not additive) reduced signal quality permittable (e.g. jitter)

Note: Unless otherwise noted, all temperatures refer to junction temperature. For the supply voltage lower than 28V ($R_{Series} \ge 200\Omega$) and junction temperature lower than 195°C the magnetic and AC/DC characteristics can exceed the specification limits.

2.2 AC/DC Characteristics

Over operating range, unless otherwise specified. Typical values correspond to $V_{\text{S}}\text{=}12\text{V}$ and $T_{\text{A}}\text{=}25^{\circ}\text{C}$

No.	Parameter	Symbol	min	typ	max	Unit	Remarks
2.2.1	Supply current	Is	3	6.8	9	mA	-
2.2.2	Supply current @ 3.2V	I _{SVmin}	3	6.7	8.5	mA	V _S =3.2V
2.2.3	Supply current @ 24V	I _{Smax}	3	7	9.5	mA	V _S =24V
							$R_{Series} \geq 200\Omega$
2.2.4	Output saturation voltage	V_{Qsat}		0.25	0.6	V	I _Q = 20mA
2.2.5	Output leakage current	I _{Qleak}		0.1	10	μΑ	V _Q = 18V
2.2.6	Current limit for short- Circuit protection	I _{Qshort}	30	60	80	mA	-
2.2.7	Junction temperature limit for output protection	T_{prot}	195	210	230	°C	-
2.2.8	Output rise time	t _r ⁴	4	12	20	μs	V_{Load} = 4.5 to 24V R_{Load} = 1.2k Ω ; C_{Load} = 4.7nF included in package.

 $^{^4}$ value of capacitor: 4.7nF \pm 10%; (excluded drift due to temperature); ceramic: X8R; maximum voltage: 50V. The rise time is defined as the time between the 10 and 90% value.

_



2.2.9	Output fall time	t_f^5					
	•	·	0.5 0.65	0.9 1.15	1.3 1.65	μs μs	V_{Load} = 5V V_{Load} = 12V R_{Load} = 1.2k Ω ; C_{Load} = 4.7nF included in package
2.2.10	delay time Falling edge Rising edge	t _d	7	12.5	18 ⁶ 20 25 ⁷	μs μs	Only valid for Tj=25°C. Tj=-40°C -Tj=175°C Tj=-40°C -Tj=175°C Higher magnetic slopes and overshoots reduce t _d , because the signal is filtered internal. ⁸
2.2.11	Temperature drift of delay time of output to magnetic edge	$\Delta t_{\sf d}$	-6	3 ⁹	6	μs	Time over specified temperature range; not additional to t _d
2.2.12	Frequency range	f	0.001		8	kHz	Operation below 1Hz ¹⁰
2.2.13	Oscillator frequency	f _{OSC}		1.34		MHz	-
2.2.14	Offset recalibration time after last output change	t _{reset}	625	780	970	ms	Output locked to state before recalibration
2.2.15	Clamping voltage V _S -pin	V _{Sclamp}	24	27.5		V	1 mA through clamping device
2.2.16	Clamping voltage Q-pin	V_{Qclamp}	24	27.5		V	1 mA through clamping device
2.2.17	Analog reset voltage	V_{sReset}		2.35	2.9	V	-

The listed AC/DC and magnetic characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not other specified, typical characteristics apply at $T_i = 25$ °C and V_S = 12 V.

⁵ see footnote 4.

⁶ only valid for the falling edge.

Not subject to production test-verified by design/characterisation
 measured with a sinusoidal-field with 10mTpp and a frequency of 1kHz.

⁹ related to Tj= 175°C.

output will switch if magnetic signal is changing more that $2x |\Delta B_{min}|$ within offset recalibration time even below 1Hz once per magnetic edge, increased phase error is possible



2.3 Magnetic Characteristics in Running Mode

No.	Parameter	Symbol	min	typ	max	Unit	Remarks
2.3.1	Bias preinduction	B ₀	-500		500	mT	-
2.3.2	Differential bias induction	ΔB_0	-30		30	mT	-
2.3.3	Minimum signal amplitude	$ \Delta B_{min} ^{11}$	0.55		1.5	mT	
2.3.4	Maximum signal amplitude	$ \Delta B_{max} $			100	mT	Additional to B ₀ ¹²
2.3.5	Resistivity against mechanical stress (piezo)	$ \Delta B_{min} $	-0.2		0.2	mT	F= 2N

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at T_i=25°C and the given supply voltage.

3.1 Self-calibration Characteristics

No.	Parameter	Symbol	min	typ	max	Unit	Remarks
3.1.1	No. of magnetic edges for first output switching	n _{Start}			2	-	latest 2 nd magnetic edge will cause output switching
3.1.2	No. of magnetic edges to enter calibrated mode	n _{Calib}			6	-	Low phase accuracy permitted. See 3.1.7 7 th edge with high accuracy. Valid for sinusoidal signal without noise influence
3.1.3	Duty cycle in running mode ¹³	Dty	45	50	55	%	ΔB_{PP} = 10mT ideal sinusoidal input signal (T _j =25°C)
			40	50	60	%	ΔB_{PP} = 10mT ideal sinusoidal input signal (-40°C \leq T _j < 175°C)

 $^{^{11}}$ | Δ Bmin| refers to 50 % criteria: 50 % of output pulses are lost, sinusoidal input signal 12 exceeding this limit might result in decreased duty cycle performance. With higher values the internal measured signal will be clipped. This will decrease the phase accuracy.

¹³ this corresponds to a $\Delta B_0 = 0$ mT (magnetic offset).



3.1.4	Signal jitter in running mode; 1 sigma value ⁶	σ1	≤ ±0.11 ¹⁴		%	ΔB_{PP} = 10mT ideal sinusoidal input signal; T _j <150°C
		σ2	≤±0.16		%	ΔB_{PP} = 10mT ideal sinusoidal input signal; 150°C \leq T _j < 175°C
3.1.5	Signal Jitter in running mode at power supply of Vs=13V and ripple ±3V; 1 sigma value ⁶	σ3	≤±0.11		%	ΔB_{PP} = 10mT ideal sinusoidal input signal; T _j <150°C
3.1.6	Effective noise value of the magnetic switching points, 1 sigma value	B _{neff}	25		μΤ	T_j = 25°C; The magnetic noise is normal distributed, nearly independent to frequency and without sampling noise or digital noise effects. The typical value represents the rms-value here and corresponds therefore to 1σ probability of normal distribution. Consequently a 3σ value corresponds to 0.3% probability of appearance.
				70	μΤ	The max value corresponds to the rms-values in the full temperature range and includes technological spreads.
3.1.7	Uncalibrated phase error Magnetic edge 1-2 After 3 rd edge Magnetic edge 1-3			≤±90 ≤±55 ≤±90	o	Related to calibrated switching behaviour. $\Delta B_{PP} = 10 \text{mT}$ ideal sinusoidal input signal 15 Magnetic fields close to $2x \mid \Delta B_{min} \mid$

depends largely on $|\Delta B_{min}|$ magnetic signal steepness and also on frequency. smaller phase errors are possible at higher signal amplitudes, because sinus signal changes to a more rectangle signal.







Figure 4 Switching direction



$$\sigma 1...\sigma 3 = \frac{1}{T} \cdot \sqrt{\frac{1}{(n-1)} \cdot \sum (\Delta T)^2}$$

measurement condition: $n \ge 1000$

Figure 5 Definition of signal jitter



Application Configurations

Two possible applications are shown in **Figure 8** and **Figure 9** (Toothed and Magnet Wheel).

The difference between two-wire and three-wire application is shown in **Figure 10.**

Gear Tooth Sensing

In the case of ferromagnetic toothed wheel application the IC has to be biased by the south or north pole of a permanent magnet (e.g. $SmCO_5$ (Vacuumschmelze VX145)) with the dimensions 8 mm \times 5 mm \times 3 mm) which should cover both Hall probes.

The maximum air gap depends on

- the magnetic field strength (magnet used; pre-induction) and
- the toothed wheel that is used (dimensions, material, etc.; resulting differential field).




Figure 6 Sensor spacing




Figure 7 Toothed wheel dimensions






Figure 8 TLE4926C-HT E6547, with ferromagnetic toothed wheel




Figure 9 TLE4926C-HT E6547, with magnet wheel






Figure 10 Application circuits TLE4926C-HT E6547 (capacitors included in package)







Figure 11 System operation with hidden hysteresis



Appendix: Calculation of mechanical errors:



Systematic Phase Error ϕ

The systematic error comes in because of the delay-time between the threshold point and the time when the output is switching. It can be calculated as follows:

$$\varphi = \frac{360^{\circ} \bullet n}{60} \bullet t_d$$

 φ ... systematic phase error in $^{\circ}$

n ... speed of the camshaft-wheel in *min*⁻¹

t_d ... delay time (see specification) in *sec*



Systematic Phase Error Δφ

The systematic phase error includes the error due to the variation of the delay time with temperature and the error caused by the resolution of the threshold. It can be calculated in the following way:

$$\Delta \varphi_d = \frac{360^\circ \bullet n}{60} \bullet \Delta t_d$$


 $\Delta\phi_{\text{d}}$ $\phantom{\phi_{\text{d}}}$... systematic phase error due to the variation of the delay time over temperature

in °

n ... speed of the camshaft wheel in min⁻¹

 Δt_d ... variation of delay time over temperature in sec

Jitter (Repeatability)



The phase jitter is normally caused by the analogue system noise. If there is an update of the offset-DAC due to the algorithm, what could happen after each tooth, then an additional step in the phase occurs (see description of the algorithm). This is not included in the following calculations. The noise is transformed through the slope of the magnetic edge into a phase error. The phase jitter is determined by the two formulas:

$$\varphi_{\textit{Jitter_typ}} = \frac{\partial \varphi}{\partial B} \bullet \left(B_{\textit{neff_typ}} \right)$$



$$\varphi_{\textit{Jitter}_\max} = \frac{\partial \varphi}{\partial B} \bullet \left(B_{\textit{neff}_\max} \right)$$

typical phase jitter at Tj=25°C in ° (1Sigma) $\phi_{\text{Jitter_typ}}$ maximum phase jitter at Tj=175°C in ° (3Sigma) φ_{Jitter_max} $\partial \varphi$ inverse of the magnetic slope of the edge in °/T

 ∂B $B_{\text{neff_typ}}$ typical value of B_{diff} in T $(1\sigma\text{-value at Tj=}25^{\circ}\text{C})$ B_{neff max} maximum value of B_{diff} in T (3 σ -value at $Tj=175^{\circ}C$)

Example:

 $n = 4500 \text{ min}^{-1}$ Assumption:

 $t_{d} = 14 \mu s$ $\Delta t_d = \pm 3 \mu s$ $\frac{\partial B}{\partial x}$ = 3 mT/°

 B_{neff_typ} = ±40 μT (1 σ -value at Tj=25 $^{\circ}$ C) $B_{neff_max} = \pm 210 \,\mu T$ (3 σ -value at Tj=175°C)

Calculation: $\varphi = 0.378^{\circ}$ systematic phase error

> $\Delta \varphi_d = \pm 0.081^\circ$ systematic phase error due to delay time ...

variation

 $\phi_{\text{Jitter typ}}$ = ±0.013° typical phase jitter (1σ-value at Tj=25°C)

maximum phase jitter (3σ-value at Tj=175°C) $\varphi_{\text{Jitter_max}} = \pm 0.07^{\circ}$



4.1 Electro Magnetic Compatibility - (values depend on R_{Series}!)

Ref. ISO 7637-2; 2nd edition 06/2004; test circuit of figure 14; conducted on supply line

 ΔB_{PP} = 10mT (ideal sinusoidal signal); V_S =13.5V \pm 0.5V, f_B = 1000Hz; T= 25°C; $R_{Series} \ge 200\Omega$;

No.	Parameter	Symbol	Level/typ	Status
4.1.1	Testpulse 1	V_{EMC}	IV / -100 V	С
	Testpulse 2a		IV / 50 V	С
	Testpulse 2b		IV / 10 V	С
	Testpulse 3a		IV / -150 V	A^{16}
	Testpulse 3b		IV / 100 V	A^{16}
	Testpulse 5a		IV / 86.5 V	С
	Testpulse 5b		IV / 86.5V	A ¹⁷

Note: Test criteria for status A: No missing pulse no additional pulse on the IC output signal plus duty cycle and jitter are in the specification limits.

Test criteria for status B: No missing pulse no additional pulse on the IC output signal. (Output signal "OFF" means switching to the voltage of the pull-up resistor).

Test criteria for status C: One or more parameter can be out of specification during the exposure but returns automatically to normal operation after exposure is removed.

Test criteria for status E: IC destroyed.

Ref. ISO 7637-3; 1st edition 11/1995; test circuit of figure 14; coupling clamp;

 ΔB_{PP} = 10mT (ideal sinusoidal signal); V_S =13.5V \pm 0.5V, f_B = 1000Hz; T= 25°C; $R_{Series} \ge 200\Omega$;

No.	Parameter	Symbol	Level/typ	Status
4.1.2	Testpulse 3a Testpulse 3b	V_{EMC}	IV / -60V IV / 40V	Α ¹⁶ Δ ¹⁶
	restpuise 30		10 / 400	A

Ref. ISO 11452-3; test circuit of figure 14; measured in TEM-cell;

 ΔB_{PP} = 4mT (ideal sinusoidal signal); V_S =13.5V \pm 0,5V, f_B = 200Hz; T= 25°C; $R_{Series} \ge 200\Omega$;

No.	Parameter	Symbol	Level/max	Remarks
4.1.3	EMC field strength	E _{TEM-Cell}	IV / 200V/m	AM=80%, f=1kHz;

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Test condition for the trigger window: $f_{B-field}$ =200Hz, B_{pp} =4mT, vertical limits are \pm 10 % of V_{o} and horizontal limits are \pm 200 μ s.

¹⁷ Suppressed $U_s^* = 35 \text{ V}$

¹⁶ Output signal overlayed by burst pulse






Figure 14: Test circuit for EMC tests



PG-SSO-3-92 (Plastic Green Single Small Outline)




Figure 15 Package Dimensions (PG-SSO-3-92)






Figure 16 Hall probe spacing in the PG-SSO-3-92 package






Figure 17 Tape Loading Orientation in the PG-SSO-3-92 package



Appendix A: Package information:

Pure tin covering (green lead plating) is used. Product is RoHS (**R**estriction **o**f **H**azardous **S**ubstances) compliant and marked with letter G in front of the data code marking and may contain a data matrix code on the rear side of the package (see also information note 136/03). Please refer to your key account team or regional sales if your need further information.



Revision History: February 2011 Version 1.1

Previous Version: 1.0		
Page	Subjects (major changes since last revision)	
7	Footnote 4: Maximum capacitor voltage updated	

Infineon Technologies AG
© Infineon Technologies AIM SC
All Rights Reserved.

http://www.infineon.com/products/sensors

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

Sensors@infineon.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

TLE4926C-HTN E6547