#### **ABSOLUTE MAXIMUM RATINGS**

V+ to GND0.3V to +30V V <sub>CC</sub> to GND0.3V to +6V	LXM to BSTM6V to +0.3V DHS to LXS0.3V to (V <sub>BSTS</sub> + 0.3V)
V <sub>DD</sub> to PGND0.3V to +6V	LXS to BSTS6V to +0.3V
SKIP, SUS, D0–D4 to GND0.3V to +6V	GND to PGND0.3V to +0.3V
ILIM, FB, OFS, CCV, CCI, REF, OAIN+,	
OAIN- to GND0.3V to (V <sub>CC</sub> + 0.3V)	Continuous Power Dissipation ( $T_A = +70$ °C)
CMP, CSP, CMN, CSN, GNDS to GND0.3V to $(V_{CC} + 0.3V)$	40-Pin 6mm × 6mm Thin QFN
$\overline{\text{TON}}$ , TIME, VROK, S0–S1, CODE to GND0.3V to (V <sub>CC</sub> + 0.3V)	(derate 23.2mW/°C above +70°C)1.860W
SHDN to GND (Note 1)0.3V to +18V	Operating Temperature Range40°C to +100°C
DLM, DLS to PGND0.3V to (V <sub>DD</sub> + 0.3V)	Junction Temperature+150°C
BSTM, BSTS to GND0.3V to +36V	Storage Temperature Range65°C to +150°C
DHM to LXM0.3V to (V <sub>BSTM</sub> + 0.3V)	Lead Temperature (soldering, 10s)+300°C

**Note 1:** SHDN may be forced to 12V for the purpose of debugging prototype boards using the no-fault test mode, which disables fault protection and overlapping operation.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1, V+ = 15V,  $V_{CC} = V_{DD} = V_{\overline{SHDN}} = V_{TON} = V_{\overline{SKIP}} = V_{S0} = V_{S1} = V_{CODE} = 5V$ ,  $V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V$ , OFS = SUS = GNDS = D0-D4 = GND;  $T_A = 0^{\circ}C$  to +85°C, unless otherwise specified. Typical values are at  $T_A = +25^{\circ}C$ .)

			<u> </u>				
PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
PWM CONTROLLER							
Input Voltage Dange		Battery voltage, V+	Battery voltage, V+			28	V
Input Voltage Range		V <sub>CC</sub> , V <sub>DD</sub>		4.5		5.5	V
		V+ = 4.5V  to  28V,	DAC codes ≥ 1V	-10		+10	
DC Output Voltage Accuracy (Note 2)		includes load regulation error	DAC codes from 0.60V to 1V	-15		+15	mV
Line Regulation Error		$V_{CC} = 4.5V \text{ to } 5.5V,$	V+ = 4.5V  to  28V		5		mV
Innuit Bing Comment	IFB, IGNDS	FB, GNDS		-2		+2	
Input Bias Current	lofs	OFS		-0.1		+0.1	μΑ
OFS Input Range				0		2	V
OFC Coin	A	$\Delta V_{OUT}/\Delta V_{OFS};$ $\Delta V_{OFS} = V_{OFS}, V_{OFS};$	s = 0 to 1V	-0.129	-0.125	-0.117	\/\/
OFS Gain	Aofs	$\Delta V_{OUT}/\Delta V_{OFS};$ $\Delta V_{OFS} = V_{OFS} - V_{RE}$	EF, VOFS = 1V to 2V	-0.129	-0.125	-0.117	V/V
GNDS Input Range				-20		+200	mV
GNDS Gain	AGNDS	ΔV <sub>OUT</sub> /ΔV <sub>GNDS</sub>		0.97	0.99	1.01	V/V
		1000kHz nominal, R <sub>TIME</sub> = 15k $\Omega$		900	1000	1100	
TIN 45 5	f	500kHz nominal, $R_{TIME} = 30k\Omega$		460	500	540	kHz
TIME Frequency Accuracy	fTIME	250kHz nominal, R <sub>TIME</sub> = $60k\Omega$		225	250	275	
		Shutdown, R <sub>TIME</sub> =	30kΩ		125		

## **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V+ = 15V,  $V_{CC} = V_{DD} = V_{\overline{SHDN}} = V_{TON} = V_{\overline{SKIP}} = V_{S0} = V_{S1} = V_{CODE} = 5V$ ,  $V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V$ , OFS = SUS = GNDS = D0-D4 = GND;  $T_A = 0^{\circ}C$  to +85°C, unless otherwise specified. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
			TON = GND (550kHz)	155	180	205	
On Time (Note 2)	ton	V+ = 12V,	TON = REF (300kHz)	320	355	390	no
On-Time (Note 3)	ton	V <sub>FB</sub> = V <sub>CCI</sub> = 1.2V	TON = open (200kHz)	475	525	575	ns
			TON = V <sub>CC</sub> (100kHz)	920	1000	1140	
Minimum Off-Time (Note 3)	to==(4.41).	TON = GND			300	375	no
	toff(MIN)	TON = V <sub>CC</sub> , open, or	REF		400	480	ns
BIAS AND REFERENCE							
Quiescent Supply Current (VCC)	Icc	Measured at V <sub>CC</sub> , FE regulation point, OAI V <sub>OAIN+</sub> = 1.3V			1.70	3.20	mA
Quiescent Supply Current (V <sub>DD</sub> )	I <sub>DD</sub>	Measured at V <sub>DD</sub> , FE regulation point	3 forced above the		<1	5	μΑ
Quiescent Battery Supply Current (V+)	I <sub>V+</sub>	Measured at V+			25	40	μΑ
Shutdown Supply Current (VCC)		Measured at V <sub>CC</sub> , Sh	HDN = GND		4	10	μΑ
Shutdown Supply Current (VDD)		Measured at V <sub>DD</sub> , Sh	HDN = GND		<1	5	μΑ
Shutdown Battery Supply Current (V+)		Measured at V+, SHI VCC = VDD = 0 or 5V			<1	5	μΑ
Reference Voltage	V <sub>REF</sub>	$V_{CC} = 4.5V \text{ to } 5.5V, I$	REF = 0	1.990	2.000	2.010	V
Reference Load Regulation	$\Delta V_{REF}$	$I_{REF} = -10\mu A \text{ to } +100$	)μΑ	-10		+10	mV
FAULT PROTECTION							
Output Overvoltage Protection Threshold (MAX1545 Only)	V <sub>OVP</sub>	SKIP = V <sub>CC</sub> , measure to unloaded output v	ed at FB with respect oltage	13	16	19	%
Triiconola (Wii VC1040 Offiy)		$\overline{\text{SKIP}}$ = REF or GND			2.00		V
Output Overvoltage Propagation Delay (MAX1545 Only)	tovp	FB forced 2% above	trip threshold		10		μs
Output Undervoltage Protection Threshold	V <sub>UVP</sub>	Measured at FB with respect to unloaded output voltage		67	70	73	%
Output Undervoltage Propagation Delay	tuvp	FB forced 2% below trip threshold			10		μs
		Measured at FB	Lower threshold (undervoltage)	-12	-10	-8	
VROK Threshold		with respect to unloaded output voltage  With respect to Upper threshold (overvoltage)  SKIP = VCC		+8	+10	+12	%

## **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V+ = 15V,  $V_{CC} = V_{DD} = V_{\overline{SHDN}} = V_{TON} = V_{\overline{SKIP}} = V_{S0} = V_{S1} = V_{CODE} = 5V$ ,  $V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V$ , OFS = SUS = GNDS = D0-D4 = GND;  $T_A = 0^{\circ}C$  to +85°C, unless otherwise specified. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP	MAX	UNITS
Output Undervoltage Fault and VROK Transition Blanking Time (Note 4)	tBLANK	Measured from the time the voltage set by the D speed set by RTIME			24		Clks
VROK Startup Delay		Measured from the time reaches the voltage set after startup		3	5	7	ms
VROK Delay	tvrok	FB forced 2% outside the threshold	e VROK trip		10		μs
VROK Output Low Voltage		I <sub>SINK</sub> = 3mA				0.4	V
VROK Leakage Current		High state, VROK forced	d to 5.5V			1	μΑ
V <sub>CC</sub> Undervoltage Lockout Threshold	V <sub>U</sub> VLO(VCC)	Rising edge, hysteresis disabled below this leve	,	4.0	4.25	4.4	V
Thermal-Shutdown Threshold	TSHDN	Hysteresis = 10°C			160		°C
CURRENT LIMIT AND BALANCE							
Current-Limit Threshold Voltage (Positive, Default)	V <sub>LIMIT</sub>	CMP - CMN, CSP - CSN	; ILIM = V <sub>C</sub> C	28	30	32	mV
Current-Limit Threshold Voltage (Positive, Adjustable)	V <sub>LIMIT</sub>	CMP - CMN, CSP - CSN	V <sub>ILIM</sub> = 0.2V V <sub>ILIM</sub> = 1.5V	8 73	10 75	12 77	mV
Current-Limit Threshold Voltage (Negative)	V <sub>LIMIT(NEG)</sub>	CMP - CMN, CSP - CSN SKIP = V <sub>CC</sub>	L	-41	-36	-31	mV
Current-Limit Threshold Voltage (Zero Crossing)	Vzero	CMP - CMN, CSP - CSN	; <del>SKIP</del> = GND		1.5		mV
CMP, CMN, CSP, CSN Input Ranges				0		2	V
CMP, CMN, CSP, CSN Input Current		$V_{CSP} = V_{CSN} = 0 \text{ to } 5V$		-2		+2	μΑ
Secondary Driver-Disable Threshold	V <sub>CSP</sub>			3	V <sub>CC</sub> - 1	V <sub>CC</sub> - 0.4	V
ILIM Input Current	lilim	V <sub>ILIM</sub> = 0 to 5V			0.1	200	nA
Current-Limit Default Switchover Threshold	VILIM			3	V <sub>CC</sub> - 1	V <sub>CC</sub> - 0.4	V
Current-Balance Offset	Vos(ibal)	(VCMP - VCMN) - (VCSP - VCSN); ICCI = 0, -20mV < (VCMP - VCMN) < 20mV, 1.0V < VCCI < 2.0V		-2		+2	mV
Current-Balance Transconductance	G <sub>m(IBAL)</sub>				400		μS

NIXIN

## **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V+ = 15V,  $V_{CC} = V_{DD} = V_{\overline{SHDN}} = V_{TON} = V_{\overline{SKIP}} = V_{SO} = V_{S1} = V_{CODE} = 5V$ ,  $V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V$ , OFS = SUS = GNDS = D0-D4 = GND;  $T_A = 0^{\circ}C$  to +85°C, unless otherwise specified. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIO	CONDITIONS		TYP	MAX	UNITS
GATE DRIVERS							
DH_ Gate-Driver On-Resistance	Ron(DH)	BST LX_ forced to 5V			1.0	4.5	Ω
DL_ Gate-Driver On-Resistance	PONCOL	High state (pullup)			1.0	4.5	Ω
DL_ Gate-Driver On-nesistance	Ron(dl)	Low start (pulldown)	Low start (pulldown)		0.4	2	52
DH_ Gate-Driver Source/Sink	I <sub>DH</sub>	DH_ forced to 2.5V,			1.6		Α
Current	IDH	BST LX_ forced to 5V			1.0		^
DL_ Gate-Driver Sink Current	I <sub>DL</sub> (SINK)	DL_ forced to 5V			4		А
DL_ Gate-Driver Source Current	I <sub>DL</sub> (SOURCE)	DL_ forced to 2.5V			1.6		А
Dead Time	tocap	DL_ rising			35		ne
Dead Time	tDEAD	DH_ rising			26		ns
VOLTAGE-POSITIONING AMPLI	FIER						
Input Offset Voltage	Vos			-1		+1	mV
Input Bias Current	I <sub>BIAS</sub>	OAIN+, OAIN-			0.1	200	nA
Op Amp Disable Threshold	VOAIN-			3	V <sub>CC</sub> - 1	V <sub>CC</sub> - 0.4	V
Common-Mode Input Voltage Range	V <sub>CM</sub>	Guaranteed by CMRR te	est	0		2.5	V
Common-Mode Rejection Ratio	CMRR	$V_{OAIN+} = V_{OAIN-} = 0$ to 2	2.5V	70	115		dB
Power-Supply Rejection Ratio	PSRR	V <sub>CC</sub> = 4.5V to 5.5V		75	100		dB
Large-Signal Voltage Gain	Aoa	$R_L = 1k\Omega$ to $V_{CC}/2$		80	112		dB
Output Voltage Swing		IVOAIN+ - VOAIN-I≥ 10m\	V, VCC - VFBH		77	300	mV
Output voltage Swing		$R_L = 1k\Omega$ to $V_{CC}/2$	V <sub>FBL</sub>		47	200	IIIV
Input Capacitance					11		рF
Gain-Bandwidth Product					3		MHz
Slew Rate					0.3		V/µs
Capacitive-Load Stability		No sustained oscillations	S		400		рF
LOGIC AND I/O							
SHDN Input High Voltage	VIH			0.8			V
SHDN Input Low Voltage	VIL					0.4	V
SHDN No-Fault Threshold	VSHDN			12		15	V
			High	2.7			
Three-Level Input Logic Levels		SUS, SKIP	REF	1.2		2.3	V
			Low			8.0	
Logic Input Current		SHDN, SUS, SKIP		-1		+1	μΑ
D0-D4 Logic Input High Voltage				1.6			V
D0-D4 Logic Input Low Voltage						0.8	V

## **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V+ = 15V,  $V_{CC} = V_{DD} = V_{\overline{SHDN}} = V_{TON} = V_{\overline{SKIP}} = V_{S0} = V_{S1} = V_{CODE} = 5V$ ,  $V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V$ , OFS = SUS = GNDS = D0-D4 = GND;  $T_A = 0^{\circ}C$  to +85°C, unless otherwise specified. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CC	CONDITIONS		TYP	MAX	UNITS
D0-D4 Input Current		D0-D4		-2		+2	μΑ
CODE Input High Voltage				2.4			V
CODE Input Low Voltage						0.8	V
CODE Input Current				-1		+1	μΑ
			High	V <sub>CC</sub> - 0.4			
Four-Level Input Logic Levels		TON, S0-S1	Open	3.15		3.85	V
			REF	1.65		2.35	
			Low			0.4	
Four-Level Input Current		TON, S0–S1 forced to GND or V <sub>CC</sub>		-3		+3	μΑ

#### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1, V+ = 15V, V<sub>CC</sub> = V<sub>DD</sub> =  $V_{\overline{SHDN}}$  = V<sub>TON</sub> =  $V_{\overline{SKIP}}$  = V<sub>SO</sub> = V<sub>S1</sub> = V<sub>CODE</sub> = 5V, V<sub>FB</sub> = V<sub>CMP</sub> = V<sub>CMP</sub> = V<sub>CSP</sub> = V<sub>CSN</sub> = 1.3V, OFS = SUS = GNDS = D0-D4 = GND; **T<sub>A</sub> = -40°C to +100°C**, unless otherwise specified.) (Note 5)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
PWM CONTROLLER	•			•			
Innut Voltage Dange	a Dange			4		28	V
Input Voltage Range		V <sub>CC</sub> , V <sub>DD</sub>		4.5		5.5	V
DO 0 1 11/1 1		V+ = 4.5V  to  28V,	DAC codes ≥ 1V	-13		+13	
DC Output Voltage Accuracy (Note 2)		includes load regulation error	DAC codes from 0.60V to 1V	-20		+20	mV
OFS Input Range			•	0		2	V
OFS Gain	A 0.50	$\Delta V_{OUT}/\Delta V_{OFS};$ $\Delta V_{OFS} = V_{OFS}, V_{OFS}$	s = 0 to 1V	-0.131		-0.115	V/V
OFS Gain	Aofs	$\Delta V_{OUT}/\Delta V_{OFS};$ $\Delta V_{OFS} = V_{OFS} - V_{RE}$	F, VOFS = 1V to 2V	-0.131		-0.115	V/V
GNDS Gain	AGNDS	ΔV <sub>OUT</sub> /ΔV <sub>GNDS</sub>		0.94		1.01	V/V
		1000kHz nominal, R	TIME = $15k\Omega$	880		1120	
TIME Frequency Accuracy	fTIME	500kHz nominal, R <sub>TI</sub>	$ME = 30k\Omega$	450		550	kHz
		250kHz nominal, R <sub>TI</sub>	$ME = 60k\Omega$	220		280	
			TON = GND (550kHz)	150		210	
On Time (Nate 2)	4	V+ = 12V,	TON = REF (300kHz)	315		395	
On-Time (Note 3)	ton	$V_{FB} = V_{CCI} = 1.2V$	TON = open (200kHz)	470		580 r	ns
			$TON = V_{CC}$ (100kHz)	910		1150	
Minimum Off Time (Note 2)	toesaure	TON = GND				380	20
Minimum Off-Time (Note 3)	toff(MIN)	TON = V <sub>CC</sub> , open, o	r REF			490	ns

## **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1, V+ = 15V,  $V_{CC} = V_{DD} = V_{\overline{SHDN}} = V_{TON} = V_{\overline{SKIP}} = V_{S0} = V_{S1} = V_{CODE} = 5V$ ,  $V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V$ , OFS = SUS = GNDS = D0-D4 = GND;  $T_A = -40^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise specified.) (Note 5)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
BIAS AND REFERENCE	•			•			
Quiescent Supply Current (VCC)	Icc	Measured at V <sub>CC</sub> , F regulation point, OA V <sub>OAIN+</sub> = 1.3V				3.2	mA
Quiescent Supply Current (V <sub>DD</sub> )	I <sub>DD</sub>	Measured at V <sub>DD</sub> , Fi regulation point	B forced above the			20	μΑ
Quiescent Battery Supply Current (V+)	I <sub>V+</sub>	Measured at V+				50	μΑ
Shutdown Supply Current (V <sub>CC</sub> )		Measured at V <sub>CC</sub> , S	HDN = GND			20	μΑ
Shutdown Supply Current (V <sub>DD</sub> )		Measured at V <sub>DD</sub> , S	HDN = GND			20	μΑ
Shutdown Battery Supply Current (V+)		Measured at V+, SH VCC = VDD = 0 or 5V				20	μΑ
Reference Voltage	V <sub>REF</sub>	$V_{CC} = 4.5V \text{ to } 5.5V,$	I <sub>REF</sub> = 0	1.985		2.015	V
FAULT PROTECTION							
Output Overvoltage Protection Threshold (MAX1545 Only)	V <sub>OVP</sub>	SKIP = V <sub>CC</sub> , measure to unloaded output v	red at FB with respect voltage	13		19	%
Output Undervoltage Protection Threshold	V <sub>UVP</sub>	Measured at FB with output voltage	respect to unloaded	67		73	%
		Measured at FB	Lower threshold (undervoltage)	-13		-7	
VROK Threshold		with respect to unloaded output voltage	Upper threshold (overvoltage)  SKIP = VCC	+7		+13	%
VROK Startup Delay		Measured from the t reaches the voltage after startup	time when FB first set by the DAC code	3			ms
V <sub>CC</sub> Undervoltage Lockout Threshold	Vuvlo(vcc)	Rising edge, hystered disabled below this		3.90		4.45	V
<b>CURRENT LIMIT AND BALANCE</b>							
Current-Limit Threshold Voltage (Positive, Default)	V <sub>LIMIT</sub>	CMP - CMN, CSP - CSN; ILIM = VCC		27		33	mV
Current-Limit Threshold Voltage	VLINALT	CMP - CMN, VILIM = 0.2V		7		13	mV
(Positive, Adjustable)	V <sub>LIMIT</sub>	CSP - CSN V <sub>ILIM</sub> = 1.5V		72		78	IIIV
Current-Limit Threshold Voltage (Negative)	V <sub>LIMIT(NEG)</sub>	$\frac{\text{CMP - CMN, CSP - CSN; ILIM} = \text{V}_{\text{CC}}}{\text{SKIP}} = \text{V}_{\text{CC}}$		-30		-42	mV
Current-Balance Offset	Vos(ibal)	(V <sub>CMP</sub> - V <sub>CMN</sub> ) - (V <sub>C</sub> -20mV < (V <sub>CMP</sub> - V <sub>C</sub> 1.0V < V <sub>CCI</sub> < 2.0V	CSP - VCSN); ICCI = 0, CMN) < 20mV,	-3		+3	mV

## **ELECTRICAL CHARACTERISTICS (continued)**


(Circuit of Figure 1, V+ = 15V,  $V_{CC} = V_{DD} = V_{\overline{SHDN}} = V_{TON} = V_{\overline{SKIP}} = V_{S0} = V_{S1} = V_{CODE} = 5V$ ,  $V_{FB} = V_{CMP} = V_{CMN} = V_{CSP} = V_{CSN} = 1.3V$ , OFS = SUS = GNDS = D0-D4 = GND;  $T_A = -40^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise specified.) (Note 5)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS
GATE DRIVERS							
DH_ Gate-Driver On-Resistance	Ron(DH)	BST LX_ forced to 5V				4.5	Ω
	Б	High state (pullup)				4.5	
DL_ Gate-Driver On-Resistance	Ron(DL)	Low start (pulldown)				2	Ω
VOLTAGE-POSITIONING AMPLII	FIER			1			'
Input Offset Voltage	Vos			-2.0		+2.0	mV
Common-Mode Input Voltage Range	V <sub>CM</sub>	Guaranteed by CMRR tes	st	0		2.5	V
Output Valtage Cuing		IVOAIN+ - VOAIN-I ≥ 10mV	, VCC - VFBH			300	, na\/
Output Voltage Swing		$R_L = 1k\Omega$ to $V_{CC}/2$	V <sub>FBL</sub>			200	mV
LOGIC AND I/O							
SHDN Input High Voltage	V <sub>IH</sub>			0.8			V
SHDN Input Low Voltage	V <sub>IL</sub>					0.4	V
			High	2.7			
Three-Level Input Logic Levels		SUS, SKIP	REF	1.2		2.3	V
			Low			0.8	
D0-D4 Logic Input High Voltage				1.6			V
D0-D4 Logic Input Low Voltage						0.8	V
CODE Input High Voltage				2.4			V
CODE Input Low Voltage						0.8	V
			High	V <sub>CC</sub> - 0.4			
Four-Level Input Logic Levels		TON, S0-S1	Open	3.15		3.85	V
		, , , , , , , , , , , , , , , , , , ,	REF	1.65		2.35	]
			Low			0.4	

- **Note 2:** DC output accuracy specifications refer to the trip level of the error amplifier. When pulse skipping, the output slightly rises (< 0.5%) when transitioning from continuous conduction to no load.
- Note 3: On-time and minimum off-time specifications are measured from 50% to 50% at the DHM and DHS pins, with LX\_ forced to GND, BST\_ forced to 5V, and a 500pF capacitor from DH\_ to LX\_ to simulate external MOSFET gate capacitance. Actual incircuit times may be different due to MOSFET switching speeds.
- **Note 4:** The output fault-blanking time is measured from the time when FB reaches the regulation voltage set by the DAC code. During normal operation (SUS = GND), regulation voltage is set by the VID DAC inputs (D0–D4). During suspend mode (SUS = REF or high), the regulation voltage is set by the suspend DAC inputs (S0–S1).
- Note 5: Specifications to T<sub>A</sub> = -40°C and +100°C are guaranteed by design and are not production tested.


## **Typical Operating Characteristics**


(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{CC} = V_{DD} = 5V$ ,  $\overline{SHDN} = \overline{SKIP} = V_{CC}$ , D0–D4 set for 1.5V (SUS = GND), S0–S1 set for 1V (SUS =  $V_{CC}$ ), OFS = GND,  $T_A = +25^{\circ}C$ , unless otherwise specified.)





## Typical Operating Characteristics (continued)


(Circuit of Figure 1,  $V_{IN}$  = 12V,  $V_{CC}$  =  $V_{DD}$  = 5V,  $\overline{SHDN}$  =  $\overline{SKIP}$  =  $V_{CC}$ , D0–D4 set for 1.5V (SUS = GND), S0–S1 set for 1V (SUS =  $V_{CC}$ ), OFS = GND,  $T_A$  = +25°C, unless otherwise specified.)






















## Typical Operating Characteristics (continued)

(Circuit of Figure 1,  $V_{IN}$  = 12V,  $V_{CC}$  =  $V_{DD}$  = 5V,  $\overline{SHDN}$  =  $\overline{SKIP}$  =  $V_{CC}$ , D0–D4 set for 1.5V (SUS = GND), S0–S1 set for 1V (SUS =  $V_{CC}$ ), OFS = GND,  $V_{CC}$  = +25°C, unless otherwise specified.)




A.  $\overline{SHDN}$ , 5V/div B. 1.5V OUTPUT, 1V/div C. VROK, 5V/div R<sub>TIME</sub> = 64.9k $\Omega$ 




A. SHDN, 5V/div B. 1.5V OUTPUT, 1V/div C. I<sub>L1</sub>, 10A/div D. I<sub>L2</sub>, 10A/div

 $R_{LOAD} = 75 \text{m}\Omega$ ,  $R_{TIME} = 64.9 \text{k}\Omega$ 



B. 1.5V OUTPUT, 1V/div C. I<sub>L1</sub>, 10A/div D. I<sub>L2</sub>, 10A/div  $R_{L0AD} = 75m\Omega, R_{TIME} = 64.9k\Omega$ 




A. LOAD CURRENT, ( $I_{LOAD} = 10A\ TO\ 50A$ ),  $50A/div\ B.\ OUTPUT\ VOLTAGE\ (1.5V\ NO\ LOAD)$ ,  $100mV/div\ C.\ I_{L1}$ ,  $10A/div\ C.\ VII$ 

D. I<sub>L2</sub>, 10A/div

## Typical Operating Characteristics (continued)

(Circuit of Figure 1,  $V_{IN}$  = 12V,  $V_{CC}$  =  $V_{DD}$  = 5V,  $\overline{SHDN}$  =  $\overline{SKIP}$  =  $V_{CC}$ , D0–D4 set for 1.5V (SUS = GND), S0–S1 set for 1V (SUS =  $V_{CC}$ ), OFS = GND,  $T_A$  = +25°C, unless otherwise specified.)



A. LOAD CURRENT, ( $I_{LOAD}$  = 10A TO 30A), 25A/div B. OUTPUT VOLTAGE (1.00V NO LOAD), 50mV/div C.  $I_{L1}$ , 10A/div

D. I<sub>1.2</sub>, 10A/div

D. I<sub>1.2</sub>, 10A/div

5A LOAD,  $\overline{SKIP} = V_{CC}$ ,  $R_{TIME} = 64.9k\Omega$ 


# 1.5V 1.5V 5A 20µs/div A. V<sub>OFS</sub> = 0 TO 200mV, 0.2V/div


**OFFSET TRANSITION** 

A. V<sub>0FS</sub> = 0 TO 200MV, 0.2V/dIV B. V<sub>0UT</sub> = 1.500V TO 1.475V, 20mV/div C. I<sub>L1</sub>, 10A/div

D. I<sub>L2</sub>, 10A/div 10A LOAD

0.2V






B. V<sub>OUT</sub> = 1.5V TO 1.0V, 0.5V/div C. I<sub>L1</sub>, 10A/div D. I<sub>L2</sub>, 10A/div 5A LOAD, C<sub>OUT</sub> = (4) 680μF, SKIP = SUS, R<sub>TIME</sub> = 64.9kΩ

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, V<sub>IN</sub> = 12V, V<sub>CC</sub> = V<sub>DD</sub> = 5V, SHDN = SKIP = V<sub>CC</sub>, D0-D4 set for 1.5V (SUS = GND), S0-S1 set for 1V (SUS = V<sub>CC</sub>), OFS = GND, T<sub>A</sub> = +25°C, unless otherwise specified.)


#### SINGLE-PHASE SKIP TO DUAL-PHASE **PWM TRANSITION**



A.  $\overline{\text{SKIP}} = \text{V}_{\text{CC}}$  TO GND, 5V/div B. 1.5V OUTPUT, 50mV/div

C. I<sub>L1</sub>, 10A/div

D. I<sub>L2</sub>, 10A/div 2A LOAD



A. D1, 5V/div


B.  $V_{OUT} = 1.50V TO 1.40V$ , 100mV/div

C. I<sub>L1</sub>, 10A/div

D. I<sub>L2</sub>, 10A/div

10A LOAD

#### **DUAL-PHASE SKIP TO DUAL-PHASE PWM TRANSITION**




A.  $\overline{\text{SKIP}} = \text{V}_{\text{CC}}$  TO REF, 5V/div B. 1.5V OUTPUT, 50mV/div

C. I<sub>L1</sub>, 10A/div

D. I<sub>L2</sub>, 10A/div

2A LOAD

#### **400mV DAC CODE TRANSITION**



A. D3, 5V/div

B. V<sub>OUT</sub> = 1.50V TO 1.10V, 0.5V/div

C. I<sub>L1</sub>, 10A/div D. I<sub>L2</sub>, 10A/div 10A LOAD

## Pin Description

PIN	NAME	FUNCTION
1	TIME	Slew-Rate Adjustment Pin. Connect a resistor from TIME to GND to set the internal slew-rate clock. A $150 \text{k}\Omega$ to $15 \text{k}\Omega$ resistor sets the clock from 100kHz to 1MHz, $f_{\text{SLEW}} = 500 \text{kHz} \times 30 \text{k}\Omega/R_{\text{TIME}}$ .
2	TON	On-Time Selection Control Input. This four-level input sets the K-factor value used to determine the DH_ on-time (see the <i>On-Time One-Shot TON</i> section): GND = $550kHz$ , REF = $300kHz$ , OPEN = $200kHz$ , V <sub>CC</sub> = $100kHz$ .
3	SUS	Suspend Input. SUS is a three-level logic input. When the controller detects on-transition on SUS, the controller slews the output voltage to the new voltage level determined by SUS, S0–S1, and D0–D4. The controller blanks VROK during the transition and another 24 R <sub>TIME</sub> clock cycles after the new DAC code is reached. Connect SUS as follows to select which multiplexer sets the nominal output voltage:  3.3V or V <sub>CC</sub> (high) = suspend mode; S0–S1 low-range suspend code (Table 5), REF = suspend mode; S0–S1 high-range suspend code (Table 5), GND = normal operation; D0–D4 VID DAC code (Table 4).
4, 5	S0, S1	Suspend-Mode Voltage Select Inputs. S0–S1 are four-level digital inputs that select the suspend mode VID code (Table 5) for the suspend mode multiplexer inputs. If SUS is high, the suspend mode VID code is delivered to the DAC (see the <i>Internal Multiplexers</i> section), overriding any other voltage setting (Figure 3).
6	SHDN	Shutdown Control Input. This input cannot withstand the battery voltage. Connect to $V_{CC}$ for normal operation. Connect to ground to put the IC into its $1\mu A$ (typ) shutdown state. During the transition from normal operation to shutdown, the output voltage ramps down at 4 times the output-voltage slew rate programmed by the TIME pin. In shutdown mode, DLM and DLS are forced to $V_{DD}$ to clamp the output to ground. Forcing $\overline{SHDN}$ to $12V \sim 15V$ disables both overvoltage protection and undervoltage protection circuits, disables overlap operation, and clears the fault latch. Do not connect $\overline{SHDN}$ to $>15V$ .
7	OFS	Voltage-Divider Input for Offset Control. For $0 < V_{OFS} < 0.8V$ , $0.125$ times the voltage at OFS is subtracted from the output. For $1.2V < V_{OFS} < 2V$ , $0.125$ times the difference between REF and OFS is added to the output. Voltages in the range of $0.8V < V_{OFS} < 1.2V$ are undefined. The controller disables the offset amplifier during suspend mode (SUS = REF or high).
8	REF	2V Reference Output. Bypass to GND with a 0.22μF or greater ceramic capacitor. The reference can source 100μA for external loads. Loading REF degrades output voltage accuracy according to the REF load regulation error.
9	ILIM	Current-Limit Adjustment. The current-limit threshold defaults to 30mV if ILIM is tied to V <sub>CC</sub> . In adjustable mode, the current-limit threshold voltage is precisely 1/20 the voltage seen at ILIM over a 0.2V to 1.5V range. The logic threshold for switchover to the 30mV default value is approximately V <sub>CC</sub> - 1V.
10	Vcc	Analog Supply Voltage Input for PWM Core. Connect $V_{CC}$ to the system supply voltage (4.5V to 5.5V) with a series $10\Omega$ resistor. Bypass to GND with a $1\mu F$ or greater ceramic capacitor, as close to the IC as possible.
11	GND	Analog Ground. Connect the MAX1519/MAX1545's exposed pad to analog ground.
12	CCV	Voltage Integrator Capacitor Connection. Connect a 47pF to 1000pF (47pF, typ) capacitor from CCV to analog ground (GND) to set the integration time constant.

## Pin Description (continued)

PIN	NAME	FUNCTION
13	GNDS	Ground Remote-Sense Input. Connect GNDS directly to the CPU ground-sense pin. GNDS internally connects to an amplifier that adjusts the output voltage, compensating for voltage drops from the regulator ground to the load ground.
14	CCI	Current-Balance Compensation. Connect a 470pF capacitor between CCI and FB (see the <i>Current-Balance Compensation (CCI)</i> section).
15	FB	Feedback Input. FB is internally connected to both the feedback input and the output of the voltage-positioning op amp. See the <i>Setting Voltage Positioning</i> section to set the voltage-positioning gain.
16	OAIN-	Op Amp Inverting Input and Op Amp Disable Input. When using the internal op amp for additional voltage-positioning gain, connect to the negative terminal of the current-sense resistor through a resistor as described in the <i>Setting Voltage Positioning</i> section. Connect OAIN- to $V_{CC}$ to disable the op amp. The logic threshold to disable the op amp is approximately $V_{CC}$ - 1V.
17	OAIN+	Op Amp Noninverting Input. When using the internal op amp for additional voltage-positioning gain, connect to the positive terminal of the current-sense resistor through a resistor as described in the Setting Voltage Positioning section.
18	SKIP	Pulse-Skipping Select Input. When pulse skipping, the controller blanks the VROK upper threshold: 3.3V or V <sub>CC</sub> (high) = Dual-phase forced-PWM operation, REF = Dual-phase pulse-skipping operation, GND = Single-phase pulse-skipping operation.
19	CODE	VID DAC Code Selection Output. Connect CODE to GND to select the desktop P4 code set, or connect CODE to V <sub>CC</sub> to select the mobile P4 code set (Table 4).
20–24	D4-D0	Low-Voltage VID DAC Code Inputs. The D0–D4 inputs do not have internal pullups. These 1.0V logic inputs are designed to interface directly with the CPU. In normal mode (Table 4, SUS = GND), the output voltage is set by the VID code indicated by the logic-level voltages on D0–D4. In suspend mode (Table 5, SUS = REF or high), the decoded state of the four-level S0–S1 inputs sets the output voltage.
25	VROK	Open-Drain Power-Good Output. After output voltage transitions, except during power-up and power-down, if OUT is in regulation, then VROK is high impedance. The controller blanks VROK whenever the slew-rate control is active (output voltage transitions). VROK is forced low in shutdown. A pullup resistor on VROK causes additional finite shutdown current. During power-up, VROK includes a 3ms (min) delay after the output reaches the regulation voltage.
26	BSTM	Main Boost Flying Capacitor Connection. An optional resistor in series with BSTM allows the DHM pullup current to be adjusted.
27	LXM	Main Inductor Connection. LXM is the internal lower supply rail for the DHM high-side gate driver.
28	DHM	Main High-Side Gate-Driver Output. Swings LXM to BSTM.
29	DLM	Main Low-Side Gate-Driver Output. DLM swings from PGND to V <sub>DD</sub> . DLM is forced high after the MAX1519/MAX1545 power down.
30	V <sub>DD</sub>	Supply Voltage Input for the DLM and DLS Gate Drivers. Connect to the system supply voltage (4.5V to 5.5V). Bypass V <sub>DD</sub> to PGND with a 2.2µF or greater ceramic capacitor as close to the IC as possible.

## Pin Description (continued)

PIN	NAME	FUNCTION
31	PGND	Power Ground. Ground connection for low-side gate drivers DLM and DLS.
32	DLS	Secondary Low-Side Gate-Driver Output. DLS swings from PGND to V <sub>DD</sub> . DLS is forced high after the MAX1519/MAX1545 power down.
33	DHS	Secondary High-Side Gate-Driver Output. Swings LXS to BSTS.
34	LXS	Secondary Inductor Connection. LXS is the internal lower supply rail for the DHS high-side gate driver.
35	BSTS	Secondary Boost Flying Capacitor Connection. An optional resistor in series with BSTS allows the DHS pullup current to be adjusted.
36	V+	Battery Voltage-Sense Connection. Used only for PWM one-shot timing. DH_ on-time is inversely proportional to input voltage over a range of 4V to 28V.
37	CMP	Main Inductor Positive Current-Sense Input
38	CMN	Main Inductor Negative Current-Sense Input
39	CSN	Secondary Inductor Positive Current-Sense Input
40	CSP	Secondary Inductor Negative Current-Sense Input

## **Detailed Description**

#### **Dual 180° Out-of-Phase Operation**

The two phases in the MAX1519/MAX1545 operate 180° out-of-phase (SKIP = REF or high) to minimize input and output filtering requirements, reduce electromagnetic interference (EMI), and improve efficiency. This effectively lowers component count—reducing cost, board space, and component power requirements—making the MAX1519/MAX1545 ideal for highpower, cost-sensitive applications.

Typically, switching regulators provide transfer power using only one phase instead of dividing the power among several phases. In these applications, the input capacitors must support high instantaneous current requirements. The high-RMS ripple current can lower efficiency due to I<sup>2</sup>R power loss associated with the input capacitor's effective series resistance (ESR). Therefore, the system typically requires several low-ESR input capacitors in parallel to minimize input voltage ripple, reduce ESR-related power losses, and to meet the necessary RMS ripple current rating.

With the MAX1519/MAX1545, the controller shares the current between two phases that operate 180° out-of-phase, so the high-side MOSFETs never turn on simultaneously during normal operation. The instantaneous input current of either phase is effectively cut in half, resulting in reduced input voltage ripple, ESR power

loss, and RMS ripple current (see the *Input Capacitor Selection* section). As a result, the same performance can be achieved with fewer or less expensive input capacitors.

#### **Transient Overlap Operation**

When a transient occurs, the response time of the controller depends on how quickly it can slew the inductor current. Multiphase controllers that remain 180° out-ofphase when a transient occurs actually respond slower than an equivalent single-phase controller. In order to provide fast transient response, the MAX1519/ MAX1545 support a phase-overlap mode, which allows the dual regulators to operate in-phase when heavy load transients are detected, reducing the response time. After either high-side MOSFET turns off and if the output voltage does not exceed the regulation voltage when the minimum off-time expires, the controller simultaneously turns on both high-side MOSFETs during the next on-time cycle. This maximizes the total inductorcurrent slew rate. The phases remain overlapped until the output voltage exceeds the regulation voltage and after the minimum off-time expires.

After the phase-overlap mode ends, the controller automatically begins with the opposite phase. For example, if the secondary phase provided the last on-time pulse before overlap operation began, the controller starts switching with the main phase when overlap operation ends.

16 \_\_\_\_\_\_/II/XI/M

Table 1. Component Selection for Standard Multiphase Applications\*

DESIGNATION	MAX1519/MAX1545 2-PHASE DESKTOP P4	MAX1519/MAX1545 4- PHASE DESKTOP P4		
	Circuit of Figure 1	Circuit of Figure 12		
Input Voltage Range	7V to 24V	7V to 24V		
VID Output Voltage (D4-D0)	1.5V (CODE = GND, D4-D0 = 01110)	1.5V (CODE = GND, D4–D0 = 01110)		
Suspend Voltage (SUS, S0-S1)	Not Used (SUS = GND)	Not Used (SUS = GND)		
Maximum Load Current	60A	60A		
Number of Phases (η <sub>TOTAL</sub> )	Two phases (1) MAX1519/MAX1545	Four phases (1) MAX1519/MAX1545 + (2) MAX1980		
Inductor (per phase)	0.6µH Panasonic ETQP1H0R6BFA	0.7µH Panasonic ETQP2H0R7BFA or 0.8µH Sumida CDEP105L-0R8		
Switching Frequency	300kHz (TON = REF)	300kHz (TON = REF)		
High-Side MOSFET (N <sub>H</sub> , per phase)	Siliconix (1) Si7886DP International Rectifier (2) IRF6604	International Rectifier (1) IRF7811W or Fairchild (1) FDS6694		
Low-Side MOSFET (N <sub>L</sub> , per phase)	Siliconix (2) Si7442DP or International Rectifier (2) IRF6603	Fairchild (2) FDS6688 or Siliconix (1) Si7442DP		
Total Input Capacitance (C <sub>IN</sub> )	(6) 10µF, 25V Taiyo Yuden TMK432BJ106KM or TDK C4532X5R1E106M	(6) 10µF, 25V Taiyo Yuden TMK432BJ106KM or TDK C4532X5R1E106M		
Total Output Capacitance (Cout)	(4) 680µF, 2.5V Sanyo 2R5TPD680M	(4) 680μF, 2.5V Sanyo 2R5TPD680M		
Current-Sense Resistor (RSENSE, per phase)	1.0mΩ Panasonic ERJM1WTJ1M0U	1.5mΩ Panasonic ERJM1WTJ1M5U		

<sup>\*</sup>Contact Intel for the Mobile P4 specifications and contact Maxim for a reference schematic.

#### **Power-Up Sequence**

The MAX1519/MAX1545 are enabled when SHDN is driven high (Figure 2). The reference powers up first. Once the reference exceeds its undervoltage lockout threshold, the PWM controller evaluates the DAC target and starts switching.

For the MAX1519/MAX1545, the slew-rate controller ramps up the output voltage in 25mV increments to the proper operating voltage (see Tables 3 and 4) set by either D0–D4 (SUS = GND) or S0–S1 (SUS = REF or high). The ramp rate is set with the R<sub>TIME</sub> resistor (see the *Output Voltage Transition Timing* section). The con-

troller pulls VROK low until at least 3ms after the MAX1519/MAX1545 reach the target DAC code.

#### Shutdown

When  $\overline{\text{SHDN}}$  goes low, the MAX1519/MAX1545 enter low-power shutdown mode. VROK is pulled low immediately, and the output voltage ramps down to 0V in 25mV increments at 4 times the clock rate set by RTIME:

$$t_{SHDN} \le \frac{4}{f_{SLEW}} \left( \frac{V_{DAC}}{V_{LSB}} \right)$$




Figure 1. Standard Two-Phase Desktop P4 Application Circuit




Figure 2. Power-Up and Shutdown Sequence Timing Diagram

## **Table 2. Component Suppliers**

MANUFACTURER	PHONE	WEBSITE
BI Technologies	714-447-2345 (USA)	www.bitechnologies.com
Central Semiconductor	631-435-1110 (USA)	www.centralsemi.com
Coilcraft	800-322-2645 (USA)	www.coilcraft.com
Coiltronics	561-752-5000 (USA)	www.coiltronics.com
Fairchild Semiconductor	888-522-5372 (USA)	www.fairchildsemi.com
International Rectifier	310-322-3331 (USA)	www.irf.com
Kemet	408-986-0424 (USA)	www.kemet.com
Panasonic	847-468-5624 (USA)	www.panasonic.com
Sanyo	65-6281-3226 (Singapore)	www.secc.co.jp
Siliconix (Vishay)	203-268-6261 (USA)	www.vishay.com
Sumida	408-982-9660 (USA)	www.sumida.com
Taiyo Yuden	03-3667-3408 (Japan) 408-573-4150 (USA)	www.t-yuden.com
TDK	847-803-6100 (USA) 81-3-5201-7241 (Japan)	www.component.tdk.com
TOKO	858-675-8013 (USA)	www.tokoam.com

where fslew =  $500 \text{kHz} \times 30 \text{k}\Omega/\text{RTIME}$ , VDAC is the DAC setting when the controller begins the shutdown sequence, and VLSB = 25 mV is the DAC's smallest voltage increment. Slowly discharging the output capacitors by slewing the output over a long period of time (4/fslew) keeps the average negative inductor current low (damped response), thereby eliminating the negative output voltage excursion that occurs when the controller discharges the output quickly by permanently turning on the low-side MOSFET (underdamped response).

This eliminates the need for the Schottky diode normally connected between the output and ground to clamp the negative output voltage excursion. When the DAC reaches the OV setting, DL\_ goes high, DH\_ goes low, the reference turns off, and the supply current drops to about 1µA. When a fault condition—output undervoltage lockout, output overvoltage lockout (MAX1545), or thermal shutdown—activates the shutdown sequence, the controller sets the fault latch to prevent the controller from restarting. To clear the fault latch and reactivate the controller, toggle SHDN or cycle VCC power below 1V.

**Table 3. Operating Mode Truth Table** 

SHDN	SUS	SKIP	OFS	OUTPUT VOLTAGE	OPERATING MODE
GND	Х	X	×	GND	Low-Power Shutdown Mode. DL_ is forced high, DH_ is forced low, and the PWM controller is disabled. The supply current drops to $1\mu A$ (typ).
V <sub>CC</sub>	GND	V <sub>CC</sub>	GND or REF	D0-D4 (no offset)	Normal Operation. The no-load output voltage is determined by the selected VID DAC code (CODE and D0-D4, Table 4).
Vcc	Х	REF or GND	GND or REF	D0-D4 (no offset)	Pulse-Skipping Operation. When SKIP is pulled low, the MAX1519/MAX1545 immediately enter pulse-skipping operation, allowing automatic PWM/PFM switchover under light loads. The VROK upper threshold is blanked.
Vcc	GND	×	0 to 0.8V or 1.2V to 2V	D0-D4 (plus offset)	Deep-Sleep Mode. The no-load output voltage is determined by the selected VID DAC code (CODE and D0-D4, Table 4), plus the offset voltage set by OFS.
Vcc	REF or high	×	х	SUS, S0-S1 (no offset)	Suspend Mode. The no-load output voltage is determined by the selected suspend code (SUS, S0–S1, Table 5), overriding all other active modes of operation.
Vcc	Х	х	х	GND	Fault Mode. The fault latch has been set by either UVP, OVP (MAX1545 only), or thermal shutdown. The controller remains in FAULT mode until V <sub>CC</sub> power is cycled or SHDN toggled.

When SHDN goes high, the reference powers up. Once the reference voltage exceeds its UVLO threshold, the controller evaluates the DAC target and starts switching. The slew-rate controller ramps up from 0V in 25mV increments to the currently selected output-voltage setting (see the *Power-Up Sequence* section). There is no traditional soft-start (variable current-limit) circuitry, so full output current is available immediately.

#### **Internal Multiplexers**

The MAX1519/MAX1545 have a unique internal DAC input multiplexer (muxes) that selects one of three different DAC code settings for different processor states (Figure 3). On startup, the MAX1519/MAX1545 select the DAC code from the D0–D4 (SUS = GND) or S0–S1 (SUS = REF or high) input decoders.

#### DAC Inputs (CODE, D0-D4)

During normal forced-PWM operation (SUS = GND), the DAC programs the output voltage using code and the D0-D4 inputs. Connect CODE to  $V_{CC}$  or GND for the mobile or desktop P4 setting, respectively. Do not leave D0-D4 unconnected. D0-D4 can be changed while the MAX1519/MAX1545 are active, initiating a transition to

a new output voltage level. Change D0-D4 together, avoiding greater than 1µs skew between bits. Otherwise, incorrect DAC readings can cause a partial transition to the wrong voltage level followed by the intended transition to the correct voltage level, lengthening the overall transition time. The available DAC codes and resulting output voltages are compatible with desktop and mobile P4 (Table 4) specifications.

#### Four-Level Logic Inputs

TON and S0–S1 are four-level logic inputs. These inputs help expand the functionality of the controller without adding an excessive number of pins. The four-level inputs are intended to be static inputs. When left open, an internal resistive voltage-divider sets the input voltage to approximately 3.5V. Therefore, connect the four-level logic inputs directly to VCC, REF, or GND when selecting one of the other logic levels. See *Electrical Characteristics* for exact logic level voltages.

#### Suspend Mode

When the processor enters low-power suspend mode, it sets the regulator to a lower output voltage to reduce power consumption. The MAX1519/MAX1545 include

20 \_\_\_\_\_\_\_/VIXI/M




Figure 3. Internal Multiplexers Functional Diagram

independent suspend-mode output voltage codes set by the four-level S0–S1 inputs and the three-level SUS input. When the CPU suspends operation (SUS = REF or high), the controller disables the offset amplifier and overrides the 5-bit VID DAC code set by D0–D4 (normal operation). The master controller slews the output to the selected suspend-mode voltage. During the transition, the MAX1519/MAX1545 blank VROK and the UVP fault protection until 24 RTIME clock cycles after the slew-rate controller reaches the suspend-mode voltage.

SUS is a three-level logic input: GND, REF, or high. This expands the functionality of the controller without adding an additional pin. This input is intended to be driven by a dedicated open-drain output with the pullup resistor connected either to REF (or a resistive-divider from VCC) or to a logic-level bias supply (3.3V or greater). When pulled up to REF, the MAX1519/MAX1545 select the upper suspend voltage range. When pulled high (2.7V or greater), the controller selects the lower suspend voltage range. See *Electrical Characteristics* for exact logic level voltages.

#### **Output Voltage Transition Timing**

The MAX1519/MAX1545 are designed to perform mode transitions in a controlled manner, automatically minimiz-

ing input surge currents. This feature allows the circuit designer to achieve nearly ideal transitions, guaranteeing just-in-time arrival at the new output voltage level with the lowest possible peak currents for a given output capacitance

At the beginning of an output voltage transition, the MAX1519/MAX1545 blank the VROK output, preventing them from changing states. VROK remains blanked during the transition and is enabled 24 clock cycles after the slew-rate controller has set the final DAC code value. The slew-rate clock frequency (set by resistor RTIME) must be set fast enough to ensure that the transition is completed within the maximum allotted time.

The slew-rate controller transitions the output voltage in 25mV steps during soft-start, soft-shutdown, and suspend-mode transitions. The total time for a transition depends on R<sub>TIME</sub>, the voltage difference, and the accuracy of the MAX1519/MAX1545s' slew-rate clock, and is not dependent on the total output capacitance. The greater the output capacitance, the higher the surge current required for the transition. The MAX1519/MAX1545 automatically control the current to the minimum level required to complete the transition in the calculated time, as long as the surge current is less




Figure 4. Suspend Transition

than the current limit set by ILIM. The transition time is given by:

$$\begin{split} t_{SLEW} &\approx \frac{1}{f_{SLEW}} \Biggl( \frac{V_{OLD} - V_{NEW}}{V_{LSB}} \Biggr) \text{for } V_{OUT} \text{ rising} \\ t_{SLEW} &\approx \frac{1}{f_{SLEW}} \Biggl[ \Biggl( \frac{V_{OLD} - V_{NEW}}{V_{LSB}} \Biggr) + 2 \Biggr] \text{for } V_{OUT} \text{ falling} \end{split}$$

where f<sub>SLEW</sub> =  $500 kHz \times 30 k\Omega$  / R<sub>TIME</sub>, V<sub>OLD</sub> is the original DAC setting, V<sub>NEW</sub> is the new DAC setting, and V<sub>LSB</sub> is the DAC's smallest voltage increment. The additional two clock cycles on the falling edge time are due to internal synchronization delays. See TIME Frequency Accuracy in the *Electrical Characteristics* for f<sub>SLEW</sub> limits.

The practical range of RTIME is  $15 k\Omega$  to  $150 k\Omega$  corresponding to 1.0µs to 10µs per 25mV step. Although the DAC takes discrete steps, the output filter makes the transitions relatively smooth. The average inductor current required to make an output voltage transition is:

$$I_L \cong C_{OUT} \times V_{LSB} \times f_{SLEW}$$

# Fault Protection Output Overvoltage Protection (MAX1545 Only)

The overvoltage protection (OVP) circuit is designed to protect the CPU against a shorted high-side MOSFET by drawing high current and blowing the battery fuse. The MAX1519/MAX1545 continuously monitor the output for

an overvoltage fault. During normal forced-PWM operation ( $\overline{SKIP}$  = high), the controller detects an OVP fault if the output voltage exceeds the set DAC voltage by more than 13% (min). During pulse-skipping operation ( $\overline{SKIP}$  = REF or GND), the controller detects an OVP fault if the output voltage exceeds the fixed 2V (typ) threshold. When the OVP circuit detects an overvoltage fault, it immediately sets the fault latch, pulls VROK low, and activates the shutdown sequence.

This action discharges the output filter capacitor and forces the output to ground. If the condition that caused the overvoltage (such as a shorted high-side MOSFET) persists, the battery fuse blows. The controller remains shut down until the fault latch is cleared by toggling \$\overline{SHDN}\$ or cycling the VCC power supply below 1V.

Overvoltage protection can be disabled through the "no-fault" test mode (see the *No-Fault Test Mode* section).

#### Output Undervoltage Shutdown

The output UVP function is similar to foldback current limiting, but employs a timer rather than a variable current limit. If the MAX1519/MAX1545 output voltage is under 70% of the nominal value, the controller activates the shutdown sequence and sets the fault latch.

Once the controller ramps down to the 0V DAC code setting, it forces the DL\_ low-side gate-driver high, and pulls the DH\_ high-side gate-driver low. Toggle SHDN or cycle the VCC power supply below 1V to clear the fault latch and reactivate the controller. UVP is ignored during output voltage transitions and remains blanked

Table 4. Output Voltage VID DAC Codes (SUS = GND)

	CODE = V <sub>CC</sub>									
D4	D3	D2	D1	D0	OUTPUT VOLTAGE (V)					
0	0	0	0	0	1.750					
0	0	0	0	1	1.700					
0	0	0	1	0	1.650					
0	0	0	1	1	1.600					
0	0	1	0	0	1.550					
0	0	1	0	1	1.500					
0	0	1	1	0	1.450					
0	0	1	1	1	1.400					
0	1	0	0	0	1.350					
0	1	0	0	1	1.300					
0	1	0	1	0	1.250					
0	1	0	1	1	1.200					
0	1	1	0	0	1.150					
0	1	1	0	1	1.100					
0	1	1	1	0	1.050					
0	1	1	1	1	1.000					
1	0	0	0	0	0.975					
1	0	0	0	1	0.950					
1	0	0	1	0	0.925					
1	0	0	1	1	0.900					
1	0	1	0	0	0.875					
1	0	1	0	1	0.850					
1	0	1	1	0	0.825					
1	0	1	1	1	0.800					
1	1	0	0	0	0.775					
1	1	0	0	1	0.750					
1	1	0	1	0	0.725					
1	1	0	1	1	0.700					
1	1	1	0	0	0.675					
1	1	1	0	1	0.650					
1	1	1	1	0	0.625					
1	1	1	1	1	0.600					

		СО	DE = GN	D	
D4	D3	D2	D1	D0	OUTPUT VOLTAGE (V)
0	0	0	0	0	1.850
0	0	0	0	1	1.825
0	0	0	1	0	1.800
0	0	0	1	1	1.775
0	0	1	0	0	1.750
0	0	1	0	1	1.725
0	0	1	1	0	1.700
0	0	1	1	1	1.675
0	1	0	0	0	1.650
0	1	0	0	1	1.625
0	1	0	1	0	1.600
0	1	0	1	1	1.575
0	1	1	0	0	1.550
0	1	1	0	1	1.525
0	1	1	1	0	1.500
0	1	1	1	1	1.475
1	0	0	0	0	1.450
1	0	0	0	1	1.425
1	0	0	1	0	1.400
1	0	0	1	1	1.375
1	0	1	0	0	1.350
1	0	1	0	1	1.325
1	0	1	1	0	1.300
1	0	1	1	1	1.275
1	1	0	0	0	1.250
1	1	0	0	1	1.225
1	1	0	1	0	1.200
1	1	0	1	1	1.175
1	1	1	0	0	1.150
1	1	1	0	1	1.125
1	1	1	1	0	1.100
1	1	1	1	1	Shutdown

for an additional 24 clock cycles after the controller reaches the final DAC code value.

UVP can be disabled through the "no-fault" test mode (see the *No-Fault Test Mode* section).

#### Thermal-Fault Protection

The MAX1519/MAX1545 feature a thermal fault-protection circuit. When the junction temperature rises above +160°C, a thermal sensor activates the fault latch and activates the soft-shutdown sequence. Once the con-

**Table 5. Suspend Mode DAC Codes** 

	LOWER SUSPEND CODES								
SUS*	S1	S0	OUTPUT VOLTAGE (V)						
High	GND	GND	0.675						
High	GND	REF	0.700						
High	GND	OPEN	0.725						
High	GND	Vcc	0.750						
High	REF	GND	0.775						
High	REF	REF	0.800						
High	REF	OPEN	0.825						
High	REF	Vcc	0.850						
High	OPEN	GND	0.875						
High	OPEN	REF	0.900						
High	OPEN	OPEN	0.925						
High	OPEN	Vcc	0.950						
High	Vcc	GND	0.975						
High	Vcc	REF	1.000						
High	Vcc	OPEN	1.025						
High	Vcc	Vcc	1.050						

	UPPER S	USPEND COD	ES
SUS*	S1	S0	OUTPUT VOLTAGE (V)
REF	GND	GND	1.075
REF	GND	REF	1.100
REF	GND	OPEN	1.125
REF	GND	Vcc	1.150
REF	REF	GND	1.175
REF	REF	REF	1.200
REF	REF	OPEN	1.225
REF	REF	Vcc	1.250
REF	OPEN	GND	1.275
REF	OPEN	REF	1.300
REF	OPEN	OPEN	1.325
REF	OPEN	Vcc	1.350
REF	Vcc	GND	1.375
REF	Vcc	REF	1.400
REF	Vcc	OPEN	1.425
REF	Vcc	Vcc	1.450

 $<sup>^*</sup>$ Connect the three-level SUS input to a 2.7V or greater supply (3.3V or  $V_{CC}$ ) for an input logic level high.

troller ramps down to the 0V DAC code setting, it forces the DL\_ low-side gate-driver high, and pulls the DH\_ high-side gate-driver low. Toggle SHDN or cycle the VCC power supply below 1V to clear the fault latch and reactivate the controller after the junction temperature cools by 15°C.

Thermal shutdown can be disabled through the "no-fault" test mode (see the *No-Fault Test Mode* section).

#### No-Fault Test Mode

The latched-fault protection features and overlap mode can complicate the process of debugging prototype breadboards since there are (at most) a few milliseconds in which to determine what went wrong. Therefore, a "nofault" test mode is provided to disable the fault protection (overvoltage protection, undervoltage protection, and thermal shutdown) and overlap mode. Additionally, the test mode clears the fault latch if it has been set. The nofault test mode is entered by forcing 12V to 15V on SHDN.

#### Multiphase Quick-PWM

#### 5V Bias Supply (Vcc and VDD)

The Quick-PWM controller requires an external 5V bias supply in addition to the battery. Typically, this 5V bias

supply is the notebook's 95%-efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the 5V bias supply can be generated with an external linear regulator.

The 5V bias supply must provide  $V_{CC}$  (PWM controller) and  $V_{DD}$  (gate-drive power), so the maximum current drawn is:

$$I_{BIAS} = I_{CC} + f_{SW}(Q_{G(LOW)} + Q_{G(HIGH)})$$

where I<sub>CC</sub> is provided in the *Electrical Characteristics*,  $f_{SW}$  is the switching frequency, and  $Q_{G(LOW)}$  and  $Q_{G(HIGH)}$  are the MOSFET data sheet's total gate-charge specification limits at V<sub>GS</sub> = 5V. V+ and V<sub>DD</sub> can be tied together if the input power source is a fixed 4.5V to 5.5V supply. If the 5V bias supply is powered up prior to the battery supply, the enable signal (SHDN going from low to high) must be delayed until the battery voltage is present to ensure startup.

## Free-Running, Constant On-Time PWM Controller with Input Feed Forward

The Quick-PWM control architecture is a pseudo-fixed-frequency, constant-on-time, current-mode regulator

with input voltage feed forward (Figure 5). This architecture relies on the output filter capacitor's ESR to act as the current-sense resistor, so the output ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose period is inversely proportional to the input voltage, and directly proportional to the output voltage or the difference between the main and secondary inductor currents (see the On-Time One-Shot (TON) section). Another one-shot sets a minimum off-time. The on-time one-shot triggers when the error comparator goes low, the inductor current of the selected phase is below the valley currentlimit threshold, and the minimum off-time one-shot times out. The controller maintains 180° out-of-phase operation by alternately triggering the main and secondary phases after the error comparator drops below the output voltage set point.

#### **On-Time One-Shot (TON)**

The core of each phase contains a fast, low-jitter, adjustable one-shot that sets the high-side MOSFETs on-time. The one-shot for the main phase varies the ontime in response to the input and feedback voltages. The main high-side switch on-time is inversely proportional to the input voltage as measured by the V+ input, and proportional to the feedback voltage (VFB):

$$t_{ON(MAIN)} = \frac{K(V_{FB} + 0.075V)}{V_{IN}}$$

where K is set by the TON pin-strap connection (Table 6) and 0.075V is an approximation to accommodate the expected drop across the low-side MOSFET switch.

The one-shot for the secondary phase varies the on-time in response to the input voltage and the difference between the main and secondary inductor currents. Two identical transconductance amplifiers integrate the difference between the master and slave current-sense signals. The summed output is internally connected to CCI, allowing adjustment of the integration time constant with a compensation network connected between CCI and FB.

The resulting compensation current and voltage are determined by the following equations:

$$I_{CCI} = G_M (V_{CMP} - V_{CMN}) - G_M (V_{CSP} - V_{CSN})$$
  
 $V_{CCI} = V_{FB} + I_{CCI}Z_{CCI}$ 

**Table 6. Approximate K-Factor Errors** 

TON CONNECTION	FREQUENCY SETTING (kHz)	K-FACTOR (µs)	MAX K-FACTOR ERROR (%)				
Vcc	100	10	±10				
Float	200	5	±10				
REF	300	3.3	±10				
GND	550	1.8	±12.5				

where Z<sub>CCI</sub> is the impedance at the CCI output. The secondary on-time one-shot uses this integrated signal (V<sub>CCI</sub>) to set the secondary high-side MOSFETs on-time. When the main and secondary current-sense signals (V<sub>CM</sub> = V<sub>CMP</sub> - V<sub>CMN</sub> and V<sub>CS</sub> = V<sub>CSP</sub> - V<sub>CSM</sub>) become unbalanced, the transconductance amplifiers adjust the secondary on-time, which increases or decreases the secondary inductor current until the current-sense signals are properly balanced:

$$\begin{split} t_{ON(2ND)} = & K \left( \frac{V_{CCI} + 0.075V}{V_{IN}} \right) \\ = & K \left( \frac{V_{FB} + 0.075V}{V_{IN}} \right) + K \left( \frac{I_{CCI}Z_{CCI}}{V_{IN}} \right) \\ = & (Main \ On-Time) \ + \\ & (Secondary \ Current \ Balance \ Correction) \end{split}$$

This algorithm results in a nearly constant switching frequency and balanced inductor currents, despite the lack of a fixed-frequency clock generator. The benefits of a constant switching frequency are twofold: first, the frequency can be selected to avoid noise-sensitive regions such as the 455kHz IF band; second, the inductor ripple-current operating point remains relatively constant, resulting in easy design methodology and predictable output voltage ripple. The on-time one-shots have good accuracy at the operating points specified in the Electrical Characteristics. On-times at operating points far removed from the conditions specified in the Electrical Characteristics can vary over a wider range. For example, the 300kHz setting typically runs about 3% slower with inputs much greater than 12V due to the very short on-times required.




Figure 5. Dual-Phase Quick-PWM Functional Diagram

On-times translate only roughly to switching frequencies. The on-times guaranteed in the *Electrical Characteristics* are influenced by switching delays in the external high-side MOSFET. Resistive losses, including the inductor, both MOSFETs, output capacitor ESR, and PC board copper losses in the output and ground tend to raise the switching frequency at higher output currents. Also, the dead-time effect increases the effective on-time, reducing the switching frequency. It occurs only during forced-PWM operation and dynamic output voltage transitions when the inductor current reverses at light or negative load currents. With reversed inductor current, the inductor's EMF causes LX to go high earlier than normal, extending the on-time by a period equal to the DH-rising dead time.

For loads above the critical conduction point, where the dead-time effect is no longer a factor, the actual switching frequency (per phase) is:

$$f_{SW} = \frac{(V_{OUT} + V_{DROP1})}{t_{ON} (V_{IN} + V_{DROP1} - V_{DROP2})}$$

where  $V_{DROP1}$  is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PC board resistances;  $V_{DROP2}$  is the sum of the parasitic voltage drops in the inductor charge path, including high-side switch, inductor, and PC board resistances; and  $t_{ON}$  is the on-time as determined above.

#### **Current Balance**

Without active current-balance circuitry, the current matching between phases depends on the MOSFET's on-resistance (RDS(ON)), thermal ballasting, on-/off-time matching, and inductance matching. For example, variation in the low-side MOSFET on-resistance (ignoring thermal effects) results in a current mismatch that is proportional to the on-resistance difference:

$$I_{MAIN} - I_{2ND} = I_{MAIN} \left[ 1 - \left( \frac{R_{MAIN}}{R_{2ND}} \right) \right]$$

However, mismatches between on-times, off-times, and inductor values increase the worst-case current imbalance, making it impossible to passively guarantee accurate current balancing.

The multiphase Quick-PWM controller integrates the difference between the current-sense voltages and adjusts the on-time of the secondary phase to maintain current balance. The current balance now relies on the accuracy of the current-sense resistors instead of the inaccurate, thermally sensitive on-resistance of the low-side MOSFETs.

With active current balancing, the current mismatch is determined by the current-sense resistor values and the offset voltage of the transconductance amplifiers:

$$I_{OS(IBAL)} = I_{LM} - I_{LS} = \frac{V_{OS(IBAL)}}{R_{SENSE}}$$

where V<sub>OS(IBAL)</sub> is the current-balance offset specification in the *Electrical Characteristics*.

The worst-case current mismatch occurs immediately after a load transient due to inductor value mismatches resulting in different di/dt for the two phases. The time it takes the current-balance loop to correct the transient imbalance depends on the mismatch between the inductor values and switching frequency.

## Feedback Adjustment Amplifiers Voltage-Positioning Amplifier

The multiphase Quick-PWM controllers include an independent operational amplifier for adding gain to the voltage-positioning sense path. The voltage-positioning gain allows the use of low-value current-sense resistors in order to minimize power dissipation. This 3MHz gain-bandwidth amplifier was designed with low offset voltage ( $70\mu V$ , typ) to meet the IMVP output accuracy requirements.

The inverting (OAIN-) and noninverting (OAIN+) inputs are used to differentially sense the voltage across the voltage-positioning sense resistor. The op amp's output is internally connected to the regulator's feedback input (FB). The op amp should be configured as a noninverting, differential amplifier, as shown in Figure 10. The voltage-positioning slope is set by properly selecting the feedback resistor connected from FB to OAIN- (see the Setting Voltage Positioning section). For applications using a slave controller, additional differential input resistors (summing configuration) can be connected to the slave's voltage-positioning sense resistor. Summing together both the master and slave current-sense signals ensures that the voltage-positioning slope remains constant when the slave controller is disabled.

The controller also uses the amplifier for remote output sensing (FBS) by summing the remote-sense voltage into the positive terminal of the voltage-positioning amplifier (Figure 10).

In applications that do not require voltage-positioning gain, the amplifier can be disabled by connecting the OAIN- pin directly to  $V_{CC}$ . The disabled amplifier's output becomes high impedance, guaranteeing that the unused amplifier does not corrupt the FB input signal. The logic threshold to disable the op amp is approximately  $V_{CC}$  - 1V.

## Table 7. SKIP Settings\*

SKIP CONNECTION	MODE	OPERATION
High (3.3V or V <sub>CC</sub> )	Two-phase forced-PWM	The controller operates with a constant switching frequency, providing low-noise forced-PWM operation. The controller disables the zero-crossing comparators, forcing the low-side gate-drive waveform to constantly be the complement of the high-side gate-drive waveform.
REF	Two-phase pulse skipping	The controller automatically switches over to PFM operation under light loads. The controller keeps both phases active and uses the automatic pulse-skipping control scheme—alternating between the primary and secondary phases with each cycle.
GND	One-phase pulse skipping	The controller automatically switches over to PFM operation under light loads. Only the main phase is active. The secondary phase is disabled—DHS and DLS are pulled low so LXS is high impedance.

<sup>\*</sup>Settings for a dual 180° out-of-phase controller.

#### Integrator Amplifier

A feedback amplifier forces the DC average of the feedback voltage to equal the VID DAC setting. This transconductance amplifier integrates the feedback voltage and provides a fine adjustment to the regulation voltage (Figure 5), allowing accurate DC output voltage regulation regardless of the output ripple voltage. The feedback amplifier has the ability to shift the output voltage. The differential input voltage range is at least ±80mV total, including DC offset and AC ripple. The integration time constant can be set easily with an external compensation capacitor at the CCV pin. Use a capacitor value of 47pF to 1000pF (47pF, typ).

#### Differential Remote Sense

The multiphase Quick-PWM controllers include differential remote-sense inputs to eliminate the effects of voltage drops down the PC board traces and through the processor's power pins. The remote output sense (FBS) is accomplished by summing the remote-sense voltage into the positive terminal of the voltage-positioning amplifier (Figure 10). The controller includes a dedicated input and internal amplifier for the remote ground sense. The GNDS amplifier adds an offset directly to the feedback voltage, adjusting the output voltage to counteract the voltage drop in the ground path. Together, the feedback sense resistor (RFBS) and GNDS input sum the remote-sense voltages with the feedback signals that set the voltage-positioned output, enabling true differential remote sense of the processor voltage. Connect the feedback sense resistor (RFBS) and ground-sense input (GNDS) directly to the processor's core supply remote-sense outputs as shown in the Standard Applications Circuit.

#### Offset Amplifier

The multiphase Quick-PWM controllers include a third amplifier used to add small offsets to the voltage-positioned load line. The offset amplifier is summed directly with the feedback voltage, making the offset gain independent of the DAC code. This amplifier has the ability to offset the output by ±100mV.

The offset is adjusted using resistive voltage-dividers at the OFS input. For inputs from 0 to 0.8V, the offset amplifier adds a negative offset to the output that is equal to 1/8 the voltage appearing at the selected OFS input ( $V_{OUT} = V_{DAC} - 0.125 \times V_{OFS}$ ). For inputs from 1.2V to 2V, the offset amplifier adds a positive offset to the output that is equal to 1/8 the difference between the reference voltage and the voltage appearing at the selected OFS input ( $V_{OUT} = V_{DAC} + 0.125 \times$ (VREF - VOFS)). With this scheme, the controller supports both positive and negative offsets with a single input. The piecewise linear transfer function is shown in the Typical Operating Characteristics. The regions of the transfer function below zero, above 2V, and between 0.8V and 1.2V are undefined. OFS inputs are disallowed in these regions, and the respective effects on the output are not specified.

The controller disables the offset amplifier during suspend mode (SUS = REF or high).

#### Forced-PWM Operation (Normal Mode)

During normal mode, when the CPU is actively running (SKIP = high, Table 7), the Quick-PWM controller operates with the low-noise forced-PWM control scheme. Forced-PWM operation disables the zero-crossing comparator, forcing the low-side gate-drive waveform to constantly be the complement of the high-side gate-drive waveform. This keeps the switching frequency fairly constant and allows the inductor current to

\_\_\_ /N/1X1/N




Figure 6. Offset Voltage

reverse under light loads, providing fast, accurate negative output voltage transitions by quickly discharging the output capacitors.

Forced-PWM operation comes at a cost: the no-load 5V bias supply current remains between 10mA to 60mA per phase, depending on the external MOSFETs and switching frequency. To maintain high efficiency under light load conditions, the processor may switch the controller to a low-power pulse-skipping control scheme after entering suspend mode.

#### **Low-Power Pulse Skipping**

During pulse-skipping override mode (SKIP = REF or GND, Table 7), the multiphase Quick-PWM controllers use an automatic pulse-skipping control scheme. When SKIP is pulled low, the controller uses the automatic pulse-skipping control scheme, overriding forced-PWM operation, and blanks the upper VROK threshold.

SKIP is a three-level logic input—GND, REF, or high. This input is intended to be driven by a dedicated open-drain output with the pullup resistor connected either to REF (or a resistive divider from V<sub>CC</sub>) or to a logic-level high bias supply (3.3V or greater).

When driven to GND, the multiphase Quick-PWM controller disables the secondary phase (DLS = PGND and DHS = LXS) and the primary phase uses the automatic pulse-skipping control scheme. When pulled up to REF, the controller keeps both phases active and uses the automatic pulse-skipping control scheme—alternating between the primary and secondary phases with each cycle.

#### Automatic Pulse-Skipping Switchover

In skip mode (SKIP = REF or GND), an inherent automatic switchover to PFM takes place at light loads (Figure 7). A comparator that truncates the low-side




Figure 7. Pulse-Skipping/Discontinuous Crossover Point




Figure 8. "Valley" Current-Limit Threshold Point

switch on-time at the inductor current's zero crossing affects this switchover. The zero-crossing comparator senses the inductor current across the current-sense resistors. Once  $V_{C\_P}$  -  $V_{C\_N}$  drops below the zero-crossing comparator threshold (see the *Electrical Characteristics*), the comparator forces DL low (Figure 5). This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation. The PFM/PWM crossover occurs when the load current of each phase is equal to 1/2 the peak-to-peak ripple current, which is a function of the inductor value (Figure 7). For a battery input range of 7V to 20V, this threshold is relatively constant, with only a minor dependence on

the input voltage due to the typically low duty cycles. The total load current at the PFM/PWM crossover threshold (ILOAD(SKIP)) is approximately:

$$I_{LOAD(SKIP)} = \eta_{TOTAL} \left( \frac{V_{OUT}K}{L} \right) \left( \frac{V_{IN} - V_{OUT}}{V_{IN}} \right)$$

where  $\eta_{TOTAL}$  is the number of active phases, and K is the on-time scale factor (Table 6).

The switching waveforms may appear noisy and asynchronous when light loading activates the pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency. Varying the inductor value makes trade-offs between PFM noise and light-load efficiency. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. Penalties for using higher inductor values include larger physical size and degraded load-transient response, especially at low input voltage levels.

#### **Current-Limit Circuit**

The current-limit circuit employs a unique "valley" current-sensing algorithm that uses current-sense resistors between the current-sense inputs (C\_P to C\_N) as the current-sensing elements. If the current-sense signal of the selected phase is above the current-limit threshold, the PWM controller does not initiate a new cycle (Figure 8) until the inductor current of the selected phase drops below the valley current-limit threshold. When either phase trips the current limit, both phases are effectively current limited since the interleaved controller does not initiate a cycle with either phase.

Since only the valley current is actively limited, the actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the current-sense resistance, inductor value, and battery voltage. When combined with the undervoltage protection circuit, this current-limit method is effective in almost every circumstance.

There is also a negative current limit that prevents excessive reverse inductor currents when V<sub>OUT</sub> is sinking current. The negative current-limit threshold is set to approximately 120% of the positive current limit, and therefore tracks the positive current limit when ILIM is adjusted. When a phase drops below the negative current limit, the controller immediately activates an ontime pulse—DL turns off, and DH turns on—allowing the inductor current to remain above the negative current threshold.




Figure 9. Optional Gate-Driver Circuitry

The current-limit threshold is adjusted with an external resistive voltage-divider at ILIM. The current-limit threshold voltage adjustment range is from 10mV to 75mV. In the adjustable mode, the current-limit threshold voltage is precisely 1/20 the voltage seen at ILIM. The threshold defaults to 30mV when ILIM is connected to VCC. The logic threshold for switchover to the 30mV default value is approximately VCC - 1V.

Carefully observe the PC board layout guidelines to ensure that noise and DC errors do not corrupt the current-sense signals seen by the current-sense inputs (C\_P, C\_N).

#### **MOSFET Gate Drivers (DH, DL)**

The DH and DL drivers are optimized for driving moderately sized, high-side and larger, low-side power MOSFETs. This is consistent with the low-duty factor seen in the notebook CPU environment, where a large VIN - VOUT differential exists. An adaptive dead-time circuit monitors the DL output and prevents the highside FET from turning on until DL is fully off. There must be a low-resistance, low-inductance path from the DL driver to the MOSFET gate in order for the adaptive dead-time circuit to work properly. Otherwise, the sense circuitry in the Quick-PWM controller interprets the MOSFET gate as "off" while there is actually charge still left on the gate. Use very short, wide traces (50 mils to 100 mils wide if the MOSFET is 1in from the device). The dead time at the other edge (DH turning off) is determined by a fixed 35ns internal delay.

The internal pulldown transistor that drives DL low is robust, with a  $0.4\Omega$  (typ) on-resistance. This helps prevent DL from being pulled up due to capacitive cou-

pling from the drain to the gate of the low-side MOSFETs when LX switches from ground to  $V_{IN}$ . Applications with high input voltages and long, inductive DL traces may require additional gate-to-source capacitance to ensure fast-rising LX edges do not pull up the low-side MOSFET's gate voltage, causing shoot-through currents. The capacitive coupling between LX and DL created by the MOSFET's gate-to-drain capacitance (CRSS), gate-to-source capacitance (CISS - CRSS), and additional board parasitics should not exceed the minimum threshold voltage:

$$V_{GS(TH)} < V_{IN} \left( \frac{C_{RSS}}{C_{ISS}} \right)$$

Lot-to-lot variation of the threshold voltage can cause problems in marginal designs. Typically, adding a 4700pF between DL and power ground ( $C_{NL}$  in Figure 9), close to the low-side MOSFETs, greatly reduces coupling. Do not exceed 22nF of total gate capacitance to prevent excessive turn-off delays.

Alternatively, shoot-through currents may be caused by a combination of fast high-side MOSFETs and slow low-side MOSFETs. If the turn-off delay time of the low-side MOSFET is too long, the high-side MOSFETs can turn on before the low-side MOSFETs have actually turned off. Adding a resistor less than  $5\Omega$  in series with BST slows down the high-side MOSFET turn-on time, eliminating the shoot-through currents without degrading the turn-off time (RBST in Figure 9). Slowing down the high-side MOSFET also reduces the LX node rise time, thereby reducing EMI and high-frequency coupling responsible for switching noise.

#### **Power-On Reset**

Power-on reset (POR) occurs when V<sub>CC</sub> rises above approximately 2V, resetting the fault latch, activating boot mode, and preparing the PWM for operation. V<sub>CC</sub> undervoltage lockout (UVLO) circuitry inhibits switching, and forces the DL gate driver high (to enforce output overvoltage protection). When V<sub>CC</sub> rises above 4.25V, the DAC inputs are sampled and the output voltage begins to slew to the target voltage.

For automatic startup, the battery voltage should be present before VCC. If the Quick-PWM controller attempts to bring the output into regulation without the battery voltage present, the fault latch trips. Toggle the SHDN pin to reset the fault latch.

#### **Input Undervoltage Lockout**

During startup, the V<sub>CC</sub> UVLO circuitry forces the DL gate driver high and the DH gate driver low, inhibiting switching until an adequate supply voltage is reached. Once V<sub>CC</sub> rises above 4.25V, valid transitions detected

at the trigger input initiate a corresponding on-time pulse (see the  $On\text{-}Time\ One\text{-}Shot\ section}$ ). If the VCC voltage drops below 4.25V, it is assumed that there is not enough supply voltage to make valid decisions. To protect the output from overvoltage faults, the controller activates the shutdown sequence.

## Multiphase Quick-PWM Design Procedure

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- Input voltage range: The maximum value (V<sub>IN(MAX)</sub>) must accommodate the worst-case high AC adapter voltage. The minimum value (V<sub>IN(MIN)</sub>) must account for the lowest input voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice at all, lower input voltages result in better efficiency.
- Maximum load current: There are two values to consider. The peak load current (ILOAD(MAX)) determines the instantaneous component stresses and filtering requirements, and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (ILOAD) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components. Modern notebook CPUs generally exhibit ILOAD = ILOAD(MAX) × 80%.

For multiphase systems, each phase supports a fraction of the load, depending on the current balancing. When properly balanced, the load current is evenly distributed among each phase:

$$I_{LOAD(PHASE)} = \frac{I_{LOAD}}{\eta_{TOTAL}}$$

where  $\eta_{\mbox{\scriptsize TOTAL}}$  is the total number of active phases.

- **Switching frequency:** This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses that are proportional to frequency and V<sub>IN</sub><sup>2</sup>. The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
- Inductor operating point: This choice provides trade-offs between size vs. efficiency and transient

response vs. output noise. Low-inductor values provide better transient response and smaller physical size, but also result in lower efficiency and higher output noise due to increased ripple current. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit. The optimum operating point is usually found between 20% and 50% ripple current.

#### **Inductor Selection**

The switching frequency and operating point (% ripple current or LIR) determine the inductor value as follows:

$$L = \eta_{TOTAL} \left( \frac{V_{IN} - V_{OUT}}{f_{SW}I_{LOAD(MAX)}LIR} \right) \left( \frac{V_{OUT}}{V_{IN}} \right)$$

where  $\eta_{\mbox{\scriptsize TOTAL}}$  is the total number of phases.

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$I_{PEAK} = \left(\frac{I_{LOAD(MAX)}}{\eta_{TOTAL}}\right) \left(1 + \frac{LIR}{2}\right)$$

#### **Transient Response**

The inductor ripple current impacts transient-response performance, especially at low  $V_{\text{IN}}$  -  $V_{\text{OUT}}$  differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The amount of output sag is also a function of the maximum duty factor, which can be calculated from the on-time and minimum off-time. For a dual-phase controller, the worst-case output sag voltage can be determined by:

$$V_{SAG} = \frac{L(\Delta I_{LOAD(MAX)})^2 \left[ \left( \frac{V_{OUTK}}{V_{IN}} \right) + t_{OFF(MIN)} \right]}{2C_{OUT}V_{OUT} \left[ \left( \frac{(V_{IN} - 2V_{OUT})K}{V_{IN}} \right) - 2t_{OFF(MIN)} \right]} + \frac{\Delta I_{LOAD(MAX)}}{2C_{OUT}} \left[ \left( \frac{V_{OUTK}}{V_{IN}} \right) + t_{OFF(MIN)} \right]$$

where toff(MIN) is the minimum off-time (see the *Electrical Characteristics*) and K is from Table 6.

The amount of overshoot due to stored inductor energy

can be calculated as:

$$V_{SOAR} \approx \frac{(\Delta I_{LOAD(MAX)})^2 L}{2\eta_{TOTAL} C_{OUT} V_{OUT}}$$

where  $\eta_{\mbox{\scriptsize TOTAL}}$  is the total number of active phases.

#### **Setting the Current Limit**

The minimum current-limit threshold must be high enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at ILOAD(MAX) minus half the ripple current; therefore:

$$I_{LIMIT(LOW)} > \left(\frac{I_{LOAD(MAX)}}{\eta_{TOTAL}}\right) \left(1 - \frac{LIR}{2}\right)$$

where  $\eta_{TOTAL}$  is the total number of active phases, and  $I_{LIMIT(LOW)}$  equals the minimum current-limit threshold voltage divided by the current-sense resistor (RSENSE). For the 30mV default setting, the minimum current-limit threshold is 28mV.

Connect ILIM to  $V_{\rm CC}$  for the default current-limit threshold (see the *Electrical Characteristics*). In adjustable mode, the current-limit threshold is precisely 1/20 the voltage seen at ILIM. For an adjustable threshold, connect a resistive divider from REF to GND with ILIM connected to the center tap. When adjusting the current limit, use 1% tolerance resistors with approximately 10 $\mu$ A of divider current to prevent a significant increase of errors in the current-limit tolerance.

#### **Output Capacitor Selection**

The output filter capacitor must have low enough effective series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements.

In CPU  $V_{\rm CORE}$  converters and other applications where the output is subject to large load transients, the output capacitor's size typically depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$R_{ESR} \le \frac{V_{STEP}}{\Delta I_{LOAD(MAX)}}$$

In non-CPU applications, the output capacitor's size often depends on how much ESR is needed to maintain an acceptable level of output ripple voltage. The output ripple voltage of a step-down controller equals the total inductor ripple current multiplied by the output capacitor's ESR. When operating multiphase systems out-of-

phase, the peak inductor currents of each phase are staggered, resulting in lower output ripple voltage by reducing the total inductor ripple current. For 3- or 4-phase operation, the maximum ESR to meet ripple requirements is:

$$R_{ESR} \leq \frac{V_{RIPPLEL}}{(2V_{IN} - \eta_{TOTAL}V_{OUT})t_{ON} - \eta_{TOTAL}V_{OUT}t_{TRIG}}$$

where  $\eta_{TOTAL}$  is the total number of active phases, ton is the calculated on-time per phase, and trrigging is the trigger delay between the master's DH rising edge and the slave's DH rising edge. The trigger delay must be less than 1/(fsw  $\times$   $\eta_{TOTAL})$  for stable operation. The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value (this is true of polymer types).

When using low-capacity ceramic filter capacitors, capacitor size is usually determined by the capacity needed to prevent VSAG and VSOAR from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the VSAG and VSOAR equations in the *Transient Response* section).

#### **Output Capacitor Stability Considerations**

For Quick-PWM controllers, stability is determined by the value of the ESR zero relative to the switching frequency. The boundary of instability is given by the following equation:

$$f_{ESR} \le \frac{f_{SW}}{\pi}$$

where:

$$f_{ESR} = \frac{1}{2\pi R_{EFF} C_{OUT}}$$

and:

where C<sub>OUT</sub> is the total output capacitance, R<sub>ESR</sub> is the total equivalent-series resistance, R<sub>SENSE</sub> is the current-sense resistance, A<sub>VPS</sub> is the voltage-positioning gain, and R<sub>PCB</sub> is the parasitic board resistance between the output capacitors and sense resistors.

For a standard 300kHz application, the ESR zero frequency must be well below 95kHz, preferably below 50kHz. Tantalum, Sanyo POSCAP, and Panasonic SP capacitors in widespread use at the time of publication have typical ESR zero frequencies below 50kHz. For example, the ESR needed to support a 30mVp-p ripple in a 40A design is 30mV/(40A  $\times$  0.3) = 2.5m $\Omega$ . Four 330µF/2.5V Panasonic SP (type XR) capacitors in parallel provide 2.5m $\Omega$  (max) ESR. Their typical combined ESR results in a zero at 40kHz.

Ceramic capacitors have a high ESR zero frequency, but applications with significant voltage positioning can take advantage of their size and low ESR. Do not put high-value ceramic capacitors directly across the output without verifying that the circuit contains enough voltage positioning and series PC board resistance to ensure stability. When only using ceramic output capacitors, output overshoot (VSOAR) typically determines the minimum output capacitance requirement. Their relatively low capacitance value can cause output overshoot when stepping from full-load to no-load conditions, unless a small inductor value is used (high switching frequency) to minimize the energy transferred from inductor to capacitor during load-step recovery. The efficiency penalty for operating at 550kHz is about 5% when compared to the 300kHz circuit, primarily due to the high-side MOSFET switching losses.

Unstable operation manifests itself in two related but distinctly different ways: double-pulsing and feedback loop instability. Double-pulsing occurs due to noise on the output or because the ESR is so low that there is not enough voltage ramp in the output voltage signal. This "fools" the error comparator into triggering a new cycle immediately after the minimum off-time period has expired. Double-pulsing is more annoying than harmful, resulting in nothing worse than increased output ripple. However, it can indicate the possible presence of loop instability due to insufficient ESR. Loop instability can result in oscillations at the output after line or load steps. Such perturbations are usually damped, but can cause the output voltage to rise above or fall below the tolerance limits.

The easiest method for checking stability is to apply a very fast zero-to-max load transient and carefully observe the output voltage ripple envelope for overshoot and ringing. It can help to simultaneously monitor the inductor current with an AC current probe. Do not allow more than one cycle of ringing after the initial step-response under/overshoot.

#### **Input Capacitor Selection**

The input capacitor must meet the ripple current requirement (I<sub>RMS</sub>) imposed by the switching currents. The multiphase Quick-PWM controllers operate out-of-phase, while the Quick-PWM slave controllers provide selectable out-of-phase or in-phase on-time triggering. Out-of-phase operation reduces the RMS input current by dividing the input current between several staggered stages. For duty cycles less than 100%/noutph per phase, the I<sub>RMS</sub> requirements may be determined by the following equation:

$$I_{RMS} = \left(\frac{I_{LOAD}}{\eta_{OUTPH} V_{IN}}\right) \sqrt{\eta_{OUTPH} V_{OUT} (V_{IN} - \eta_{OUTPH} V_{OUT})}$$

where  $\eta_{OUTPH}$  is the total number of out-of-phase switching regulators. The worst-case RMS current requirement occurs when operating with  $V_{IN}=2\eta_{OUTPH}V_{OUT}.$  At this point, the above equation simplifies to  $I_{RMS}=0.5\times I_{LOAD}/\eta_{OUTPH}.$ 

For most applications, nontantalum chemistries (ceramic, aluminum, or OS-CON<sup>TM</sup>) are preferred due to their resistance to inrush surge currents typical of systems with a mechanical switch or connector in series with the input. If the Quick-PWM controller is operated as the second stage of a two-stage power-conversion system, tantalum input capacitors are acceptable. In either configuration, choose an input capacitor that exhibits less than 10°C temperature rise at the RMS input current for optimal circuit longevity.

#### **Power MOSFET Selection**

Most of the following MOSFET guidelines focus on the challenge of obtaining high load-current capability when using high-voltage (>20V) AC adapters. Low-current applications usually require less attention.

The high-side MOSFET (N<sub>H</sub>) must be able to dissipate the resistive losses plus the switching losses at both VIN(MIN) and VIN(MAX). Calculate both of these sums. Ideally, the losses at VIN(MIN) should be roughly equal to losses at VIN(MAX), with lower losses in between. If the losses at VIN(MIN) are significantly higher than the losses at VIN(MAX), consider increasing the size of N<sub>H</sub> (reducing RDS(ON) but with higher CGATE). Conversely, if the losses at VIN(MIN), consider reducing the size of N<sub>H</sub> (increasing RDS(ON) to lower CGATE). If VIN does not vary over a wide range, the minimum power dissipation occurs where the resistive losses equal the switching losses.

Choose a low-side MOSFET that has the lowest possible on-resistance (RDS(ON)), comes in a moderate-

sized package (i.e., one or two SO-8s, DPAK, or D²PAK), and is reasonably priced. Ensure that the DL gate driver can supply sufficient current to support the gate charge and the current injected into the parasitic gate-to-drain capacitor caused by the high-side MOSFET turning on; otherwise, cross-conduction problems can occur (see the MOSFET Gate Driver section).

#### **MOSFET Power Dissipation**

Worst-case conduction losses occur at the duty factor extremes. For the high-side MOSFET (N<sub>H</sub>), the worst-case power dissipation due to resistance occurs at the minimum input voltage:

PD (N<sub>H</sub> RESISTIVE) = 
$$\left(\frac{V_{OUT}}{V_{IN}}\right) \left(\frac{I_{LOAD}}{\eta_{TOTAL}}\right)^2 R_{DS(ON)}$$

where  $\eta_{TOTAL}$  is the total number of phases.

Generally, a small high-side MOSFET is desired to reduce switching losses at high input voltages. However, the RDS(ON) required to stay within package power dissipation often limits how small the MOSFETs can be. Again, the optimum occurs when the switching losses equal the conduction (RDS(ON)) losses. High-side switching losses do not usually become an issue until the input is greater than approximately 15V.

Calculating the power dissipation in high-side MOSFETs (N<sub>H</sub>) due to switching losses is difficult since it must allow for difficult quantifying factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PC board layout characteristics. The following switching-loss calculation provides only a very rough estimate and is no substitute for breadboard evaluation, preferably including verification using a thermocouple mounted on N<sub>H</sub>:

PD (N<sub>H</sub> SWITCHING) = 
$$(V_{IN(MAX)})^2 \left(\frac{C_{RSS}f_{SW}}{I_{GATE}}\right) \left(\frac{I_{LOAD}}{\eta_{TOTAL}}\right)$$

where  $C_{RSS}$  is the reverse transfer capacitance of  $N_H$  and  $I_{GATE}$  is the peak gate-drive source/sink current (1A, typ).

Switching losses in the high-side MOSFET can become an insidious heat problem when maximum AC adapter voltages are applied, due to the squared term in the C  $\times$  VIN²  $\times$  fsw switching-loss equation. If the high-side MOSFET chosen for adequate RDS(ON) at low battery voltages becomes extraordinarily hot when biased from VIN(MAX), consider choosing another MOSFET with lower parasitic capacitance.

OS-CON is a trademark of Sanyo.




Figure 10. Voltage-Positioning Gain

For the low-side MOSFET (N<sub>L</sub>), the worst-case power dissipation always occurs at maximum input voltage:

$$\text{PD (NL RESISTIVE)} = \left[1 - \left(\frac{\text{V}_{\text{OUT}}}{\text{V}_{\text{IN(MAX)}}}\right)\right] \left(\frac{\text{I}_{\text{LOAD}}}{\eta_{\text{TOTAL}}}\right)^2 \, \text{R}_{\text{DS(ON)}}$$

The worst-case for MOSFET power dissipation occurs under heavy overloads that are greater than I<sub>LOAD(MAX)</sub> but are not quite high enough to exceed the current limit and cause the fault latch to trip. To protect against this possibility, you can "overdesign" the circuit to tolerate:

$$\begin{split} I_{\text{LOAD}} &= \, \eta_{\text{TOTAL}} \bigg( I_{\text{VALLEY(MAX)}} \, + \, \frac{\Delta I_{\text{INDUCTOR}}}{2} \bigg) \\ &= \, \eta_{\text{TOTAL}} I_{\text{VALLEY(MAX)}} \, + \, \bigg( \frac{I_{\text{LOAD(MAX)LIR}}}{2} \bigg) \end{split}$$

where IVALLEY(MAX) is the maximum valley current allowed by the current-limit circuit, including threshold tolerance and on-resistance variation. The MOSFETs must have a good size heatsink to handle the overload power dissipation.

Choose a Schottky diode (D<sub>L</sub>) with a forward voltage low enough to prevent the low-side MOSFET body diode from turning on during the dead time. As a general rule, select a diode with a DC current rating equal to 1/3 of the load current-per-phase. This diode is optional and can be removed if efficiency is not critical.

#### **Boost Capacitors**

The boost capacitors (CBST) selected must be large enough to handle the gate-charging requirements of the high-side MOSFETs. Typically, 0.1  $\mu F$  ceramic capacitors work well for low-power applications driving medium-sized MOSFETs. However, high-current applications driving large, high-side MOSFETs require boost capacitors larger than 0.1  $\mu F$ . For these applications, select the boost capacitors to avoid discharging the capacitor more than 200mV while charging the high-side MOSFET's gates:

$$C_{BST} = \frac{N \times Q_{GATE}}{200mV}$$

where N is the number of high-side MOSFETs used for one regulator, and  $Q_{GATE}$  is the gate charge specified in the MOSFET's data sheet. For example, assume (2) IRF7811W N-channel MOSFETs are used on the high side. According to the manufacturer's data sheet, a single IRF7811W has a maximum gate charge of 24nC (V<sub>GS</sub> = 5V). Using the above equation, the required boost capacitance would be:

$$C_{BST} = \frac{2 \times 24nC}{200mV} = 0.24 \mu F$$

Selecting the closest standard value, this example requires a 0.22µF ceramic capacitor.

#### **Current-Balance Compensation (CCI)**

The current-balance compensation capacitor (C<sub>CCI</sub>) integrates the difference between the main and secondary current-sense voltages. The internal compensation resistor (R<sub>CCI</sub> =  $20k\Omega$ ) improves transient response by increasing the phase margin. This allows the dynamics of the current-balance loop to be optimized. Excessively large capacitor values increase the integration time constant, resulting in larger current differences between the phases during transients. Excessively small capacitor values allow the current loop to respond cycle-by-cycle but can result in small DC current variations between the phases. Likewise, excessively large resistor values can also cause DC current variations between the phases. Small resistor values reduce the phase margin, resulting in marginal stability in the current-balance loop. For most applications, a 470pF capacitor from CCI to the switching regulator's output works well.

Connecting the compensation network to the output (VOUT) allows the controller to feed forward the output voltage signal, especially during transients. To reduce noise pickup in applications that have a widely distributed layout, it is sometimes helpful to connect the compensation network to the quiet analog ground rather than VOUT.

#### **Setting Voltage Positioning**

Voltage positioning dynamically lowers the output voltage in response to the load current, reducing the processor's power dissipation. When the output is loaded, an op amp (Figure 5) increases the signal fed back to the Quick-PWM controller's feedback input. The adjustable amplification allows the use of standard, current-sense resistor values, and significantly reduces the power dissipated since smaller current-sense resistors can be used. The load-transient response of this control loop is extremely fast, yet well controlled, so the amount of voltage change can be accurately confined within the limits stipulated in the microprocessor power-supply guidelines.

The voltage-positioned circuit determines the load current from the voltage across the current-sense resistors (RSENSE =  $R_{CM}$  =  $R_{CS}$ ) connected between the inductors and output capacitors, as shown in Figure 10. The voltage drop can be determined by the following equation:

/vps = AvpsILOADRSENSE
$$A_{VPS} = \frac{\eta_{SUM} R_F}{\eta_{TOTAL} R_B}$$

where  $\eta_{SUM}$  is the number of phases summed together

for voltage-positioning feedback, and  $\eta_{TOTAL}$  is the total number of active phases. When the slave controller is disabled, the current-sense summation maintains the proper voltage-positioned slope. Select the positive input summing resistors so RFBS = RF and RA = RB.

## Minimum Input Voltage Requirements and Dropout Performance

The nonadjustable minimum off-time one-shot and the number of phases restrict the output voltage adjustable range for continuous-conduction operation. For best dropout performance, use the slower (200kHz) on-time settings. When working with low input voltages, the duty-factor limit must be calculated using worst-case values for on- and off-times. Manufacturing tolerances and internal propagation delays introduce an error to the TON K-factor. This error is greater at higher frequencies (Table 6). Also, keep in mind that transient response performance of buck regulators operated too close to dropout is poor, and bulk output capacitance must often be added (see the VSAG equation in the Design Procedure section).

The absolute point of dropout is when the inductor current ramps down during the minimum off-time ( $\Delta I_{DOWN}$ ) as much as it ramps up during the on-time ( $\Delta I_{UP}$ ). The ratio  $h = \Delta I_{UP}/\Delta I_{DOWN}$  is an indicator of the ability to slew the inductor current higher in response to increased load, and must always be greater than 1. As h approaches 1, the absolute minimum dropout point, the inductor current cannot increase as much during each switching cycle and VSAG greatly increases unless additional output capacitance is used.

A reasonable minimum value for h is 1.5, but adjusting this up or down allows trade-offs between V<sub>SAG</sub>, output capacitance, and minimum operating voltage. For a given value of h, the minimum operating voltage can be calculated as:

$$V_{\text{IN(MIN)}} = \eta_{\text{OUTPH}} \left[ \frac{V_{\text{FB}} - V_{\text{VPS}} + V_{\text{DROP1}}}{1 - \eta_{\text{OUTPH}} \left( \frac{h \times t_{\text{OFF(MIN)}}}{K} \right)} \right]$$
+ V\_{\text{DROP2}} - V\_{\text{DROP1}} + V\_{\text{VPS}}

where  $\eta_{OUTPH}$  is the total number of out-of-phase switching regulators, V<sub>VPS</sub> is the voltage-positioning droop, V<sub>DROP1</sub> and V<sub>DROP2</sub> are the parasitic voltage drops in the discharge and charge paths (see the *On-Time One-Shot* section), toff(MIN) is from the *Electrical Characteristics*, and K is taken from Table 6. The absolute minimum input voltage is calculated with h = 1.

If the calculated  $V_{IN(MIN)}$  is greater than the required minimum input voltage, then reduce the operating frequency or add output capacitance to obtain an acceptable  $V_{SAG}$ . If operation near dropout is anticipated, calculate  $V_{SAG}$  to be sure of adequate transient response.

Dropout design example:

 $V_{FB} = 1.4V$ 

 $K_{MIN} = 3\mu s$  for  $f_{SW} = 300kHz$ 

tOFF(MIN) = 400ns

 $V_{VPS} = 3mV/A \times 30A = 90mV$ 

VDROP1 = VDROP2 = 150mV (30A load)

h = 1.5 and  $\eta_{OUTPH} = 2$ 

$$V_{\text{IN(MIN)}} = 2 \times \left[ \frac{1.4\text{V} - 90\text{mV} + 150\text{mV}}{1 - 2 \times (0.4\mu\text{s} \times 1.5/3.0\mu\text{s})} \right] + 150\text{mV} - 150\text{mV} + 90\text{mV} = 4.96\text{V}$$

Calculating again with h = 1 gives the absolute limit of dropout:

$$V_{\text{IN(MIN)}} = 2 \times \left[ \frac{1.4\text{V} - 90\text{mV} + 150\text{mV}}{1 - 2 \times (0.4\mu\text{s} \times 1.0/3.0\mu\text{s})} \right] + 150\text{mV} - 150\text{mV} + 90\text{mV} = 4.07\text{V}$$

Therefore, V<sub>IN</sub> must be greater than 4.1V, even with very large output capacitance, and a practical input voltage with reasonable output capacitance would be 5V.

## Applications Information PC Board Layout Guidelines

Careful PC board layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention (Figure 11). If possible, mount all of the power components on the topside of the board with their ground terminals flush against one another. Follow these guidelines for good PC board layout:

- Keep the high-current paths short, especially at the ground terminals. This is essential for stable, jitter-free operation.
- 2) Connect all analog grounds to a separate solid copper plane, which connects to the GND pin of the Quick-PWM controller. This includes the V<sub>CC</sub> bypass capacitor, REF and GNDS bypass capacitors, compensation (CC\_) components, and the resistive dividers connected to ILIM and OFS.

- Each slave controller should also have a separate analog ground. Return the appropriate noise-sensitive slave components to this plane. Since the reference in the master is sometimes connected to the slave, it may be necessary to couple the analog ground in the master to the analog ground in the slave to prevent ground offsets. A low-value (≤10Ω) resistor is sufficient to link the two grounds.
- 4) Keep the power traces and load connections short. This is essential for high efficiency. The use of thick copper PC boards (2oz vs. 1oz) can enhance full-load efficiency by 1% or more. Correctly routing PC board traces is a difficult task that must be approached in terms of fractions of centimeters, where a single  $m\Omega$  of excess trace resistance causes a measurable efficiency penalty.
- Keep the high-current, gate-driver traces (DL, DH, LX, and BST) short and wide to minimize trace resistance and inductance. This is essential for high-power MOSFETs that require low-impedance gate drivers to avoid shoot-through currents.
- 6) C\_P, C\_N, OAIN+, and OAIN- connections for current limiting and voltage positioning must be made using Kelvin-sense connections to guarantee the current-sense accuracy.
- 7) When trade-offs in trace lengths must be made, it is preferable to allow the inductor-charging path to be made longer than the discharge path. For example, it is better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the low-side MOSFET or between the inductor and the output filter capacitor.
- 8) Route high-speed switching nodes away from sensitive analog areas (REF, CCV, CCI, FB, C\_P, C\_N, etc). Make all pin-strap control input connections (SHDN, ILIM, SKIP, SUS, S\_, TON) to analog ground or VCC rather than power ground or VDD.

#### **Layout Procedure**

Place the power components first, with ground terminals adjacent (low-side MOSFET source, C<sub>IN</sub>, C<sub>OUT</sub>, and D1 anode). If possible, make all these connections on the top layer with wide, copper-filled areas:

 Mount the controller IC adjacent to the low-side MOSFET. The DL gate traces must be short and wide (50 mils to 100 mils wide if the MOSFET is 1 in from the controller IC).

- Group the gate-drive components (BST diodes and capacitors, V<sub>DD</sub> bypass capacitor) together near the controller IC.
  - Make the DC-to-DC controller ground connections as shown in the Standard Application Circuits. This diagram can be viewed as having four separate ground planes: input/output ground, where all the high-power components go; the power ground plane, where the PGND pin and VDD bypass capacitor go; the master's analog ground plane, where sensitive analog components, the master's GND pin, and VCC bypass capacitor go; and the slave's analog ground plane, where the slave's GND pin and VCC bypass capacitor go. The master's GND plane must meet the PGND plane only at a single point directly beneath the IC. Similarly, the slave's GND plane must meet the PGND plane only at a single point directly beneath the IC. The respective master and slave ground planes should connect to the high-power output ground with a short metal trace from PGND to the source of the low-side MOSFET (the middle of the star ground). This point must also be very close to the output capacitor ground terminal.
- 4) Connect the output power planes (VCORE and system ground planes) directly to the output filter capacitor positive and negative terminals with multiple vias. Place the entire DC-to-DC converter circuit as close to the CPU as is practical.

**Chip Information** 

TRANSISTOR COUNT: 11,015

PROCESS: BICMOS




Figure 11. PC Board Layout Example




Figure 12a. Standard 4-Phase Desktop P4 Application Circuit (1st and 2nd Phases—MAX1519/MAX1545 Master)




Figure 12b. Standard 4-Phase Desktop 4 Application Circuit (3rd Phase—MAX1980 Slave)





Figure 12c. Standard 4-Phase Desktop 4 Application Circuit (4th Phase—MAX1980 Slave)

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



			CC	MMON	DIMENS	IONS				
PKG.	PKG. 36L 6x6				40L 6x6			48L 6x6		
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX	
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
A1	0	0.02	0.05	0	0.02	0.05	0	-	0.05	
A2	0.20 REF.				0.20 REF			0.20 REF		
ь	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25	
D	5.90	6.00	6.10	5.90	6.00	6.10	5.90	6.00	6.10	
E	5.90	6.00	6.10	5.90	6.00	6.10	5.90	6.00	6.10	
е		0.50 BSC			0.50 BSC.			0.40 BSC.		
k	0.25	-	-	0.25	-	-	0.25	-	-	
L	0.35	0.50	0.65	0.30	0.40	0.50	0.30	0.40	0.5	
N	36			40		48				
ND	9			10		12				
NE	9		10		12					
JEDEC		WJJD-1			WJJD-2					

EXPOSED PAD VARIATIONS								
PKG.		D2			E2			
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
T3666-2	3.60	3.70	3.80	3.60	3.70	3.80		
T3666-3	3.60	3.70	3.80	3.60	3.70	3.80		
T3666N-1	3.60	3.70	3.80	3.60	3.70	3.80		
T3666MN-1	3.60	3.70	3.80	3.60	3.70	3.80		
T4066-2	4.00	4.10	4.20	4.00	4.10	4.20		
T4066-3	4.00	4.10	4.20	4.00	4.10	4.20		
T4066-5	4.00	4.10	4.20	4.00	4.10	4.20		
T4866-1	4.40	4.50	4.60	4.40	4.50	4.60		
T4866N-1	4.40	4.50	4.60	4.40	4.50	4.60		
T4866-2	4.40	4.50	4.60	4.40	4.50	4.60		

#### NOTES:

- NOTES:

  1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.

  2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.

  3. N IS THE TOTAL NUMBER OF TERMINALS.

  1. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED, THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
   ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

  © COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR 0.4mm LEAD PITCH PACKAGE T4866-1.

-DRAWING NOT TO SCALE-

- PACKAGE 14866-1.

  10. VARPAGE SHALL NOT EXCEED 0.10mm.

  AMARKING IS FOR PACKAGE DRIENTATION REFERENCE DNLY.

  12. NUMBER DF LEADS SHOWN FOR REFERENCE DNLY.

  13. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PIGFREE (+) PKG. CODES.

DALLAS ///XI//I TILE:
PACKAGE DUTLINE,
36, 40, 48L THIN QFN, 6x6x0.8mm
PPROVAL | DOCUMENT CONTROL NO. | REV. 21-0141

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.