ABSOLUTE MAXIMUM RATINGS

0.3V to +4V
0.3V to +6V
0.3V to +8V
55mA
10mA
190mA

Continuous Power Dissipation ($T_A = +70$ °C)	
16-Pin QSOP (derate 8.3mW/°C over +70°C)	667mW
16-Pin QFN (derate 14.7mW/°C over +70°C)	
Operating Temperature Range (TMIN to TMAX)-40°C	to +125°C
Junction Temperature	+150°C
Storage Temperature Range65°C t	io +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Typical Operating Circuit, V+=2V to 3.6V, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at V+=3.3V, $T_A=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS	
Operating Supply Voltage	V+			2.0		3.6	V	
Output Load External Supply Voltage	V _{EXT}			0		5.5	V	
0. " 0 .		SCL and SDA at V+; other	$T_A = +25^{\circ}C$		1.2	2.3		
Standby Current (Interface Idle, PWM Disabled)	I ₊	digital inputs at V+ or GND;	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			2.6	μΑ	
(interface rate, i wivi bisablea)		PWM intensity control disabled	$T_A = T_{MIN}$ to T_{MAX}			3.3		
		SCL and SDA at V+; other	$T_A = +25^{\circ}C$		7	12.1		
Supply Current (Interface Idle, PWM Enabled)	I ₊	digital inputs at V+ or GND;	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			13.3	μΑ	
(interface fale, i wiw Enabled)		PWM intensity control enabled	$T_A = T_{MIN}$ to T_{MAX}			14.4		
Supply Current		f _{SCL} = 400kHz; other digital	T _A = +25°C		40	76		
(Interface Running, PWM	I ₊	inputs at V+ or GND; PWM intensity control disabled	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			78	μΑ	
Disabled)			$T_A = T_{MIN}$ to T_{MAX}			80		
Supply Current		f _{SCL} = 400kHz; other digital	T _A = +25°C		51	110		
(Interface Running, PWM	I ₊	inputs at V+ or GND; PWM	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			117	μΑ	
Enabled)		intensity control enabled	$T_A = T_{MIN}$ to T_{MAX}			122		
Input High Voltage SDA, SCL, AD0, BLINK, P0-P7	VIH			0.7 x V+			V	
Input Low Voltage SDA, SCL, AD0, BLINK, P0-P7	V _{IL}					0.3 x V+	V	
Input Leakage Current SDA, SCL, AD0, BLINK, P0-P7	I _{IH} , I _{IL}	Input = GND or V+	-0.2		+0.2	μА		
Input Capacitance SDA, SCL, AD0, BLINK, P0–P7					8	_	рF	

ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, V+=2V to 3.6V, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at V+=3.3V, $T_{A}=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS
			$T_A = +25^{\circ}C$		0.15	0.25	
Output Low Voltage P0–P7, INT/O8		V+ = 2V, I _{SINK} = 20mA	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.29	
			$T_A = T_{MIN}$ to T_{MAX}			0.31	
	V _{OL}	V+ = 2.5V, I _{SINK} = 20mA	$T_A = +25^{\circ}C$		0.13	0.22	
			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.25	V
1017, 1117,00			$T_A = T_{MIN}$ to T_{MAX}			0.27	
			$T_A = +25^{\circ}C$		0.12	0.22	
		$V + = 3.3V$, $I_{SINK} = 20mA$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.23	
			$T_A = T_{MIN}$ to T_{MAX}			0.25	
Output Low-Voltage SDA	Volsda	ISINK = 6mA	·			0.4	V
PWM Clock Frequency	fpwm				32		kHz

TIMING CHARACTERISTICS

(Typical Operating Circuit, V+=2V to 3.6V, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at V+=3.3V, $T_A=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Clock Frequency	fscl				400	kHz
Bus Free Time Between a STOP and a START Condition	tBUF		1.3			μs
Hold Time, Repeated START Condition	thd, sta		0.6			μs
Repeated START Condition Setup Time	tsu, sta		0.6			μs
STOP Condition Setup Time	tsu, sto		0.6			μs
Data Hold Time	thd, dat	(Note 2)			0.9	μs
Data Setup Time	tsu, dat		180			ns
SCL Clock Low Period	tLOW		1.3			μs
SCL Clock High Period	tHIGH		0.7			μs
Rise Time of Both SDA and SCL Signals, Receiving	t _R	(Notes 3, 4)		20 + 0.1C _b	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	tF	(Notes 3, 4)		20 + 0.1C _b	300	ns
Fall Time of SDA Transmitting	t _{F.TX}	(Notes 3, 5)		20 + 0.1C _b	250	ns
Pulse Width of Spike Suppressed	tsp	(Note 6)		50		ns
Capacitive Load for Each Bus Line	Cb	(Note 3)			400	рF
RST Pulse Width	tw		1			μs

TIMING CHARACTERISTICS (continued)

(Typical Operating Circuit, V+=2V to 3.6V, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at V+=3.3V, $T_A=+25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Interrupt Valid	tıv	Figure 10			6.5	μs
Interrupt Reset	tıR	Figure 10			1.0	μs
Output Data Valid	t _{DV}	Figure 10			5.0	μs
Input Data Setup Time	tDS	Figure 10	100			ns
Input Data Hold Time	tDH	Figure 10	1			μs

Note 1: All parameters tested at TA = +25°C. Specifications over temperature are guaranteed by design.

Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V_{IL} of the SCL signal) to bridge the undefined region of SCL's falling edge.

Note 3: Guaranteed by design.


Note 4: C_b = total capacitance of one bus line in pF. t_R and t_F measured between 0.3 x V_{DD} and 0.7 x V_{DD}.


Note 5: $I_{SINK} \le 6$ mA. $C_b = total$ capacitance of one bus line in pF. t_R and t_F measured between 0.3 x V_{DD} and 0.7 x V_{DD} .


Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

_Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$










_Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$









MASTER INTENSITY SET TO 1/15: OUTPUT 1 INDIVIDUAL INTENSITY SET TO 1/16 OUTPUT 2 INDIVIDUAL INTENSITY SET TO 15/16

2ms/div





Pin Description

PII	N	NAME	FUNCTION
QSOP	QFN	NAME	FUNCTION
1	15	BLINK	Input Port Configurable as Blink Control or General-Purpose Input
2	16	RST	Reset Input. Active low clears the 2-wire interface and puts the device in the same condition as power-up reset.
3	1	AD0	Address Input. Sets device slave address. Connect to either GND, V+, SCL, or SDA to give four logic combinations. See Table 1.
4–7, 9–12	2–5, 7–10	P0-P7	Input/Output Ports. P0-P7 are open-drain I/Os rated at 5.5V, 50mA.
8	6	GND	Ground. Do not sink more than 190mA into the GND pin.
13	11	ĪNT/O8	Output Port. Open-drain output rated at 7V, 50mA. Configurable as interrupt output or general-purpose output.
14	12	SCL	I ² C-Compatible Serial Clock Input
15	13	SDA	I ² C-Compatible Serial Data I/O
16	14	V+	Positive Supply Voltage. Bypass V+ to GND with a 0.047µF ceramic capacitor.
_	PAD	Exposed pad	Exposed Pad on Package Underside. Connect to GND.




Figure 1. Simplified Schematic of I/O Ports

Functional Overview

The MAX7316 is a general-purpose input/output (GPIO) peripheral that provides eight I/O ports, P0–P7, controlled through an I²C-compatible serial interface. A 9th output-only port, INT/O8, can be configured as an interrupt output or as a general-purpose output port. All out-

put ports sink loads up to 50mA connected to external supplies up to 5.5V, independent of the MAX7316's supply voltage. The MAX7316 is rated for a ground current of 190mA, allowing all nine outputs to sink 20mA at the same time. Figure 1 shows the output structure of the MAX7316. The ports default to inputs on power-up.

Port Inputs and Transition Detection

The input ports register reflects the incoming logic levels of the port pins, regardless of whether the pin is defined as an input or an output. Reading the input ports register latches the current-input logic level of the affected eight ports. Transition detection allows all ports configured as inputs to be monitored for changes in their logic status. The action of reading the input ports register samples the corresponding 8 port bits' input condition. This sample is continuously compared with the actual input conditions. A detected change in input condition causes the $\overline{\rm INT}/\rm O8$ interrupt output to go low, if configured as an interrupt output. The interrupt is cleared either automatically if the changed input returns to its original state, or when the input ports register is read.

The INT/O8 pin can be configured as either an interrupt output or as a 9th output port with the same static or blink controls as the other eight ports (Table 4).

Port Output Control and LED Blinking

The blink phase 0 register sets the output logic levels of the eight ports P0–P7 (Table 8). This register controls the port outputs if the blink function is disabled. A duplicate register, the blink phase 1 register, is also used if the blink function is enabled (Table 9). In blink mode, the port outputs can be flipped between using the blink phase 0 register and the blink phase 1 register using hardware control (the BLINK input) and/or software control (the blink flip flag in the configuration register) (Table 4).

The logic level of the BLINK input can be read back through the blink status bit in the configuration register (Table 4). The BLINK input, therefore, can be used as a general-purpose logic input (GPI port) if the blink function is not required.

PWM Intensity Control

The MAX7316 includes an internal oscillator, nominally 32kHz, to generate PWM timing for LED intensity control. PWM intensity control can be enabled on an output-by-output basis, allowing the MAX7316 to provide any mix of PWM LED drives and glitch-free logic outputs (Table 10). PWM can be disabled entirely, in which case all output ports are static and the MAX7316 operating current is lowest because the internal oscillator is turned off.

PWM intensity control uses a 4-bit master control and 4 bits of individual control per output (Tables 13, 14). The 4-bit master control provides 16 levels of overall intensity control, which applies to all PWM-enabled output ports. The master control sets the maximum pulse width from 1/15 to 15/15 of the PWM time period. The individual settings comprise a 4-bit number further reducing the duty cycle to be from 1/16 to 15/16 of the time window set by the master control.

For applications requiring the same PWM setting for all output ports, a single global PWM control can be used instead of all the individual controls to simplify the control software and provide 240 steps of intensity control (Tables 10 and 13).

Standby Mode

When the serial interface is idle and the PWM intensity control is unused, the MAX7316 automatically enters standby mode. If the PWM intensity control is used, the operating current is slightly higher because the internal PWM oscillator is running. When the serial interface is active, the operating current also increases because the MAX7316, like all I²C slaves, has to monitor every transmission.




Figure 2. 2-Wire Serial Interface Timing Details

Serial Interface

Serial Addressing

The MAX7316 operates as a slave that sends and receives data through an I²C-compatible 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX7316 and generates the SCL clock that synchronizes the data transfer (Figure 2).




Figure 3. Start and Stop Conditions




Figure 4. Bit Transfer




Figure 5. Acknowledge

The MAX7316 SDA line operates as both an input and an open-drain output. A pullup resistor, typically $4.7k\Omega$, is required on SDA. The MAX7316 SCL line operates only as an input. A pullup resistor, typically $4.7k\Omega$, is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START condition (Figure 3) sent by a master, followed by the MAX7316 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition (Figure 3).

Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 3).

Bit Transfer

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 4).

Acknowledge

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 5). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse so the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7316, the device generates the acknowledge bit because the MAX7316 is the recipient. When the MAX7316 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

Slave Address

The MAX7316 has a 7-bit long slave address (Figure 6). The eighth bit following the 7-bit slave address is the R/\overline{W} bit. The R/\overline{W} bit is low for a write command, high for a read command.




Figure 6. Slave Address

The second (A5), third (A4), fourth (A3), sixth (A1), and last (A0) bits of the MAX7316 slave address are always 1, 0, 0, 0, and 0. Slave address bits A6 and A2 are selected by the address input AD0. AD0 can be connected to GND, V+, SDA, or SCL. The MAX7316 has four possible slave addresses (Table 1), and therefore a maximum of four MAX7316 devices can be controlled independently from the same interface.

Table 1. MAX7316 I²C Slave Address Map

PIN AD0	DEVICE ADDRESS								
PIN ADU	A6	A 5	A4	А3	A2	A 1	A0		
SCL	1	1	0	0	0	0	0		
SDA	1	1	0	0	1	0	0		
GND	0	1	0	0 0 0		0			
V+	0	1	0	0	1	0	0		

Message Format for Writing the MAX7316

A write to the MAX7316 comprises the transmission of the MAX7316's slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which register of the MAX7316 is to be written to by the next byte, if received (Table 2). If a STOP condition is detected after the command byte is received, then the MAX7316 takes no further action beyond storing the command byte.

Any bytes received after the command byte are data bytes. The first data byte goes into the internal register of the MAX7316 selected by the command byte (Figure 8). If multiple data bytes are transmitted before a STOP condition is detected, these bytes are generally stored in subsequent MAX7316 internal registers because the command byte address autoincrements (Table 2). A diagram of a write to the output ports registers (blink phase 0 register or blink phase 1 register) is given in Figure 10.




Figure 7. Command Byte Received




Figure 8. Command and Single Data Byte Received




Figure 9. n Data Bytes Received




Figure 10. Read, Write, and Interrupt Timing Diagrams

Message Format for Reading

The MAX7316 is read using the MAX7316's internally stored command byte as an address pointer the same way the stored command byte is used as an address pointer for a write. The pointer autoincrements after each data byte is read using the same rules as for a write (Table 2). Thus, a read is initiated by first configuring the MAX7316's command byte by performing a write (Figure 7). The master can now read n consecutive bytes from the MAX7316 with the first data byte being read from the register addressed by the initialized command byte. When performing read-after-write verification, remember to reset the command byte's address because the stored command byte address has been autoincremented after the write (Table 2). A diagram of a read from the input ports register is shown in Figure 10 reflecting the states of the ports.

Operation with Multiple Masters

If the MAX7316 is operated on a 2-wire interface with multiple masters, a master reading the MAX7316 should use a repeated start between the write, which sets the MAX7316's address pointer, and the read(s) that takes the data from the location(s) (Table 2). This is because it is possible for master 2 to take over the bus after master 1 has set up the MAX7316's address pointer but before master 1 has read the data. If master 2 subsequently changes the MAX7316's address pointer, then master 1's delayed read can be from an unexpected location.

Command Address Autoincrementing

The command address stored in the MAX7316 circulates around grouped register functions after each data byte is written or read (Table 2).

Table 2. Register Address Map

REGISTER	ADDRESS CODE (hex)	AUTOINCREMENT ADDRESS
Read input ports	0x00	0x00 (no change)
Blink phase 0 outputs	0x01	0x01 (no change)
Ports configuration	0x03	0x03 (no change)
Blink phase 1 outputs	0x09	0x09 (no change)
Master, O8 intensity	0x0E	0x0E (no change)
Configuration	0x0F	0x0F (no change)
Outputs intensity P1, P0	0x10	0x11
Outputs intensity P3, P2	0x11	0x12
Outputs intensity P5, P4	0x12	0x13
Outputs intensity P7, P6	0x13	0x10

Device Reset

The reset input RST is an active-low input. When taken low, RST clears any transaction to or from the MAX7316 on the serial interface and configures the internal registers to the same state as a power-up reset (Table 3). The MAX7316 then waits for a START condition on the serial interface.

Detailed Description

Initial Power-Up

On power-up, and whenever the $\overline{\text{RST}}$ input is pulled low, all control registers are reset and the MAX7316 enters standby mode (Table 3). Power-up status makes all ports into inputs and disables both the PWM oscillator and blink functionality. $\overline{\text{RST}}$ can be used as a hardware shutdown input, which effectively turns off any LED (or other) loads and puts the device into its lowest power condition.

Configuration Register

The configuration register is used to configure the PWM intensity mode, interrupt, and blink behavior, operate the $\overline{\text{INT}/\text{O8}}$ output, and read back the interrupt status (Table 4).

Ports Configuration

The eight I/O ports P0 through P7 can be configured to any combination of inputs and outputs using the ports configuration register (Table 5). The INT/O8 output can also be configured as an extra general-purpose output, and the BLINK input can be configured as an extra general-purpose input using the configuration register (Table 4).

Input Ports

The input ports register is read only (Table 6). It reflects the incoming logic levels of the ports, regardless of whether the port is defined as an input or an output by the ports configuration registers. Reading the input ports register latches the current-input logic level of the affected eight ports. A write to the input ports register is ignored.

Transition Detection

All ports configured as inputs are always monitored for changes in their logic status. The action of reading the input ports register or writing to the configuration register samples the corresponding 8 port bits' input condition (Tables 4, 6). This sample is continuously compared with the actual input conditions. A detected change in input condition causes an interrupt condition. The interrupt is cleared either automatically if the changed input returns to its original state, or when the input ports register is read, updating the compared data (Figure 10). Randomly changing a port from an output to an input may cause a false interrupt to occur if the state of the input does not match the content of the input ports register. The interrupt status is available as the interrupt flag $\overline{\text{INT}}$ in the configuration register (Table 4).

The input status of all ports are sampled immediately after power-up as part of the MAX7316's internal initialization, so if all the ports are pulled to valid logic levels at that time an interrupt does not occur at power-up.

Table 3. Power-Up Configuration

REGISTER FUNCTION	POWER-UP CONDITION	ADDRESS CODE	REGISTER DATA								
		(HEX)	D7	D6	D5	D4	D3	D2	D1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	D0	
Blink phase 0 outputs P7-P0	High-impedance outputs	0x01	1	1	1	1	1	1	1	1	
Ports configuration P7-P0	Ports P7-P0 are inputs	0x03	1	1	1	1	1	1	1	1	
Blink phase 1 outputs P7-P0	High-impedance outputs	0x09	1	1	1	1	1	1	1	1	
Master, O8 intensity	PWM oscillator is disabled; O8 is static logic output	0x0E	0	0	0	0	1	1	1	1	
Configuration	INT/O8 is interrupt output; blink is disabled; global intensity is enabled	0x0F	0	0	0	0	1	1	0	0	
Outputs intensity P1, P0	P1, P0 are static logic outputs	0x10	1	1	1	1	1	1	1	1	
Outputs Intensity P3, P2	P3, P2 are static logic outputs	0x11	1	1	1	1	1	1	1	1	
Outputs intensity P5, P4	P5, P4 are static logic outputs	0x12	1	1	1	1	1	1	1	1	
Outputs intensity P7, P6	P7, P6 are static logic outputs	0x13	1	1	1	1	1	1	1	1	

INT/O8 Output

The INT/O8 output pin can be configured as either the INT output that reflects the interrupt flag logic state or as a general-purpose output O8. When used as a general-purpose output, INT/O8 has the same blink and PWM intensity control capabilities as the other ports.

Set the interrupt enable I bit in the configuration register to configure INT/O8 as the INT output (Table 4). Clear interrupt enable to configure INT/O8 as the O8. The O8 logic state is set by the 2 bits O1 and O0 in the configuration register. O8 follows the rules for blinking selected by the blink enable flag E in the configuration register. If blinking is disabled, then interrupt output control O0 alone sets the logic state of the INT/O8 pin. If blinking is enabled, then both interrupt output controls O0 and O1 set the logic state of INT/O8 according to the blink phase. PWM intensity control for O8 is set by the 4 global intensity bits in the master and O8 intensity register (Table 13).

Blink Mode

In blink mode, the output ports can be flipped between using either the blink phase 0 register or the blink phase 1 register. Flip control is both hardware (the BLINK input) and software control (the blink flip flag B in the configuration register) (Table 4).

The blink function can be used for LED effects by programming different display patterns in the two sets of output port registers, and using the software or hardware controls to flip between the patterns.

If the blink phase 1 register is written with 0xFF, then the BLINK input can be used as a hardware disable to, for example, instantly turn off an LED pattern programmed into the blink phase 0 register. This technique can be further extended by driving the BLINK input with a PWM signal to modulate the LED current to provide fading effects.

The blink mode is enabled by setting the blink enable flag E in the configuration register (Table 4). When blink mode is enabled, the states of the blink flip flag and the BLINK input are EXOR'ed to set the phase, and the output ports are set by either the blink phase 0 register or the blink phase 1 register (Figure 11) (Table 7).

Table 4. Configuration Register

REGISTER		ADDRESS CODE				REGISTE	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
CONFIGURATION	R/W		INTERRUPT STATUS	BLINK STATUS	INTERRUPT	CONTROL AS GPO	INTERRUPT	GLOBAL INTENSITY	BLINK FLIP	BLINK ENABLE
Write device configuration	0		ĪNT	BLINK	01	00		G	В	E
Read back device configuration	1		114.1	BLINK	<u> </u>	00	•	G	ь	
Disable blink	_		Χ	Χ	Χ	Х	Χ	Χ	Χ	0
Enable blink	_		Χ	Х	Χ	Х	Х	Χ	Χ	1
Flip blink register (see text)	_		Χ	Χ	Χ	Χ	Χ	Χ	0	1
The billing register (dee text)	_		Χ	Χ	Χ	Χ	Χ	Χ	1	1
Disable global intensity control—intensity is set by registers 0x10–0x13 for ports P0 through P7 when configured as outputs, and by D3–D0 of register 0x0E for INT/O8 when INT/O8 pin is configured as an output port	_	0x0F	X	X	X	×	X	0	×	X
Enable global intensity control—intensity for all ports configured as outputs is set by D3–D0 of register 0x0E	_		Х	Х	Х	Х	Х	1	Х	Х
Disable data change interrupt—INT/O8 output is controlled by the O0 and O1 bits	_		Х	Х	X	Х	0	Х	X	Х
Enable data change interrupt—INT/O8 output is controlled by port input data change	_		Х	Х	Х	Х	1	Х	Х	Х
INT/O8 output is low (blink is disabled)	_		Χ	Х	Х	0	0	Χ	X	0
INT/O8 output is high impedance (blink is disabled)	_		Х	Х	Χ	1	0	Х	X	0
INT/08 output is low during blink phase 0	_		Χ	Х	Χ	0	0	Χ	Χ	1
INT/O8 output is high impedance during blink phase 0	_		Х	Х	Х	1	0	Х	Х	1
INT/O8 output is low during blink phase 1	_		Χ	Х	0	Х	0	Х	Χ	1
INT/O8 output is high impedance during blink phase 1	_		Х	Х	1	Х	0	Х	X	1

X = Don't care.

Table 4. Configuration Register (continued)

REGISTER		ADDRESS CODE				REGISTI	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
CONFIGURATION	R/W		INTERRUPT STATUS	BLINK STATUS	INTERRUPT	CONTROL AS GPO	INTERRUPT	GLOBAL	BLINK FLIP	BLINK ENABLE
Read back BLINK input pin status— input is low	1		Х	0	Х	Х	Х	Х	Х	Х
Read back BLINK input pin status— input is high	1	0x0F	Χ	1	Х	Х	Х	Х	X	Х
Read back data change interrupt status —data change is not detected, and INT/08 output is high when interrupt enable (I bit) is set	1		0	Х	Х	X	X	Х	X	X
Read back data change interrupt status —data change is detected, and INT/O8 output is low when interrupt enable (I bit) is set	1		1	Х	Х	Х	X	Х	X	Х

X = Don't care.

The blink mode is disabled by clearing the blink enable flag E in the configuration register (Table 4). When blink mode is disabled, the state of the blink flip flag is ignored, and the blink phase 0 register alone controls the output ports.

The logic status of BLINK is made available as the read-only blink status flag, blink in the configuration register (Table 4). This flag allows BLINK to be used as an extra general-purpose input (GPI) in applications not using the blink function. When BLINK is going to be used as a GPI, blink mode should be disabled by clearing the blink enable flag E in the configuration register (Table 4).

Blink Phase Register

When the blink function is disabled, the blink phase 0 register sets the logic levels of the eight ports (P0 through P7) when configured as outputs (Table 8). A duplicate register called the blink phase 1 register is also used if the blink function is enabled (Table 9). A logic high sets the appropriate output port high impedance, while a logic low makes the port go low.

Reading a blink phase register reads the value stored in the register, not the actual port condition. The port output itself may or may not be at a valid logic level, depending on the external load connected.

The 9th output, O8, is controlled through 2 bits in the configuration register, which provide the same static or blink control as the other eight output ports.

PWM Intensity Control

The MAX7316 includes an internal oscillator, nominally 32kHz, to generate PWM timing for LED intensity control or other applications such as PWM trim DACs. PWM can be disabled entirely for all the outputs. In this case, all outputs are static and the MAX7316 operating current is lowest because the internal PWM oscillator is turned off.




Figure 11. Blink Logic

Table 5. Ports Configuration Register

REGISTER	R/W	ADDRESS CODE			ļ	REGISTE	R DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Ports configuration (1 = input, 0 = output)	0	0x06	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Read back ports configuration	1									

Table 6. Input Ports Register

REGISTER	R/W	ADDRESS CODE				REGISTE	ER DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Read input ports	1	0x00	IP7	IP6	IP5	IP4	IP3	IP2	IP1	IP0

Table 7. Blink Logic

BLINK ENABLE FLAG E	BLINK FLIP FLAG B	BLINK INPUT PIN	BLINK FLIP FLAG EXOR BLINK INPUT PIN	BLINK FUNCTION	OUTPUT REGISTERS USED
0	X	Χ	X	Disabled	Blink phase 0 register
	0	0	0		Blink phase 0 register
1	0	1	1	Enabled	Blink phase 1 register
'	1	0	1	Enabled	Blink phase 1 register
	1	1	0		Blink phase 0 register

The MAX7316 can be configured to provide any combination of PWM outputs and glitch-free logic outputs. Each PWM output has an individual 4-bit intensity control (Table 14). When all outputs are to be used with the same PWM setting, the outputs can be controlled together instead using the global intensity control (Table 13). Table 10 shows how to set up the MAX7316 to suit a particular application.

PWM Timing

The PWM control uses a 240-step PWM period, divided into 15 master intensity timeslots. Each master intensity timeslot is divided further into 16 PWM cycles (Figure 12).

The master intensity operates as a gate, allowing the individual output settings to be enabled from 1 to 15 timeslots per PWM period (Figures 13, 14, 15) (Table 13).

Each output's individual 4-bit intensity control only operates during the number of timeslots gated by the master intensity. The individual controls provide 16 intensity settings from 1/16 through 16/16 (Table 14).

Figures 16, 17, and 18 show examples of individual intensity control settings. The highest value an individual or global setting can be set to is 16/16. This setting forces the output to ignore the master control, and follow the logic level set by the appropriate blink phase register bit. The output becomes a glitch-free static output with no PWM.

Using PWM Intensity Controls with Blink Disabled

When blink is disabled (Table 7), the blink phase 0 register specifies each output's logic level during the PWM on-time (Table 8). The effect of setting an output's blink phase 0 register bit to 0 or 1 is shown in Table 11. With its output bit set to zero, an LED can be controlled with 16 intensity settings from 1/16th duty through fully on, but cannot be turned fully off using the PWM intensity control. With its output bit set to 1, an LED can be controlled with 16 intensity settings from fully off through 15/16th duty.

Table 8. Blink Phase 0 Register

REGISTER	R/W	ADDRESS CODE			1	REGISTE	R DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Write outputs phase 0	0	0x02	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Read back outputs phase 0	1	0x02	OF I	OFO	OFS	OF4	OF3	OFZ	OFT	OFU

Table 9. Blink Phase 1 Register

REGISTER	R/W	ADDRESS CODE			ļ	REGISTE	R DATA	1		
		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Write outputs phase 1	0	0x0A	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Read back outputs phase 1	1	UXUA	UP1	OPO	UPS	UP4	053	UPZ	OFI	020

Using PWM Intensity Controls with Blink Enabled

When blink is enabled (Table 7), the blink phase 0 register and blink phase 1 register specify each output's logic level during the PWM on-time during the respective blink phases (Tables 8 and 9). The effect of setting an output's blink phase x register bit to 0 or 1 is shown in Table 12. LEDs can be flipped between either directly on and off, or between a variety of high/low PWM intensities.

Global/O8 Intensity Control

The 4 bits used for output O8's PWM individual intensity setting also double as the global intensity control (Table 13). Global intensity simplifies the PWM settings when the application requires them all to be the same, such as for backlight applications, by replacing the 9 individual settings with 1 setting. Global intensity is enabled with the Global Intensity flag G in the configuration register (Table 4). When global PWM control is used, the 4 bits of master intensity and 4 bits of O8 intensity effectively combine to provide an 8-bit, 240-step intensity control applying to all outputs.

It is not possible to apply global PWM control to a subset of the ports, and use the others as logic outputs. To mix static logic outputs and PWM outputs, individual PWM control must be selected (Table 10).

Applications Information

Hot Insertion

I/O ports P0-P7, interrupt output $\overline{\text{INT}}/\text{O8}$, $\overline{\text{RST}}$ input, BLINK input, and serial interface SDA, SCL, AD0 remain high impedance with up to 6V asserted on them when the MAX7316 is powered down (V+ =0V). The MAX7316 can therefore be used in hot-swap applications.

Output Level Translation

The open-drain output architecture allows the ports to level translate the outputs to higher or lower voltages than the MAX7316 supply. An external pullup resistor can be used on any output to convert the high-impedance logic-high condition to a positive voltage level. The resistor can be connected to any voltage up to 5.5V. For interfacing CMOS inputs, a pullup resistor value of 220k $\!\Omega$ is a good starting point. Use a lower resistance to improve noise immunity, in applications where power consumption is less critical, or where a faster rise time is needed for a given capacitive load.

Table 10. PWM Application Scenarios

APPLICATION	RECOMMENDED CONFIGURATION
All outputs static without PWM	Set the master, O8 intensity register 0x0E to any value from 0x00 to 0x0F. The global intensity G bit in the configuration register is don't care. The output intensity registers 0x10 through 0x13 are don't care.
A mix of static and PWM outputs, with PWM outputs using different PWM settings	Set the master, O8 intensity register 0x0E to any value from 0x10 to 0xFF. Clear global intensity G bit to 0 in the configuration register to disable global intensity control. For the static outputs, set the output intensity value to 0xF. For the PWM outputs, set the output intensity value in the range 0x0 to 0xE.
A mix of static and PWM outputs, with PWM outputs all using the same PWM setting	As above. Global intensity control cannot be used with a mix of static and PWM outputs, so write the individual intensity registers with the same PWM value.
All outputs PWM using the same PWM setting	Set the master, O8 intensity register 0x0E to any value from 0x10 to 0xFF. Set global intensity G bit to 1 in the configuration register to enable global intensity control. The master, O8 intensity register 0x0E is the only intensity register used. The output intensity registers 0x10 through 0x13 are don't care.




Figure 12. PWM Timing



Figure 13. Master Set to 1/15



Figure 15. Master Set to 15/15




Figure 14. Master Set to 14/15




Figure 16. Individual (or Global) Set to 1/16

				MA	STEF	RIN	ITEN	SITY	/ TIN	1ESL	.OT										N	EXT	MAS	TER I	NTE	NSI	TY TI	MES	LOT			
1	2	3	4	5	6		7	8	9	10	11	12	13	14	15	16	1	2	3	4	5	6	7	8	9	10	11	12	13	1	14 1	5

Figure 17. Individual (or Global) Set to 15/16

4											IVI	ASTE	K IN	IIEN	511	/ III\	VIES!	LUI	CON	IIKU	IL 15	IGNU	RED										
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	1 1	5 1	16	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Figure 18. Individual (or Global) Set to 16/16

Table 11. PWM Intensity Settings (Blink Disabled)

OUTPUT (OR GLOBAL) INTENSITY		TY CYCLE NK PHASE 0 R BIT = 0	LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 0 (LED IS ON WHEN	OUTPUT BLI	TY CYCLE NK PHASE 0 R BIT = 1	LED BEHAVIOR WHEN OUTPUT BLINK PHASE 0 REGISTER BIT = 1 (LED IS ON WHEN
SETTING	LOW TIME	HIGH TIME	OUTPUT IS LOW)	LOW TIME	HIGH TIME	OUTPUT IS LOW)
0x0	1/16	15/16	Lowest PWM intensity	15/16	1/16	Highest PWM intensity
0x1	2/16	14/16		14/16	2/16	
0x2	3/16	13/16		13/16	3/16	
0x3	4/16	12/16	>:	12/16	4/16	^
0x4	5/16	11/16	nsit	11/16	5/16	ity -
0x5	6/16	10/16	inte	10/16	6/16	ens
0x6	7/16	9/16	PWM intensity	9/16	7/16	Increasing PWM intensity
0x7	8/16	8/16	M D	8/16	8/16	My
0x8	9/16	7/16	ısing	7/16	9/16	D 7
0x9	10/16	6/16	Increasing	6/16	10/16	asir
0xA	11/16	5/16	- Inc	5/16	11/16	icre
0xB	12/16	4/16	V	4/16	12/16	<u> </u>
0xC	13/16	3/16		3/16	13/16	
0xD	14/16	2/16		2/16	14/16	
0xE	15/16	1/16	Highest PWM intensity	1/16	15/16	Lowest PWM intensity
0xF	Static low	Static low	Full intensity, no PWM (LED on continuously)	Static high impedance	Static high impedance	LED off continuously

Table 12. PWM Intensity Settings (Blink Enabled)

OUTPUT	PWM DUT			Y CYCLE		D BLINK BEHAVIOR I OUTPUT IS LOW)
(OR GLOBAL) INTENSITY	PHA	SE X R BIT = 0		SE X	BLINK PHASE 0 REGISTER BIT = 0	BLINK PHASE 0 REGISTER BIT = 1
SETTING	LOW TIME	HIGH TIME	LOW TIME	HIGH TIME	BLINK PHASE 1 REGISTER BIT = 1	BLINK PHASE 1 REGISTER BIT = 0
0x0	1/16	15/16	15/16	1/16		
0x1	2/16	14/16	14/16	2/16		
0x2	3/16	13/16	13/16	3/16	D. 0.15D	
0x3	4/16	12/16	12/16	4/16	Phase 0: LED on at low intensity Phase 1: LED on at high intensity	Phase 0: LED on at high intensity Phase 1: LED on at low intensity
0x4	5/16	11/16	11/16	5/16	Thase I. LED on achign intensity	Thase I. LLD on at low intensity
0x5	6/16	10/16	10/16	6/16		
0x6	7/16	9/16	9/16	7/16		
0x7	8/16	8/16	8/16	8/16	Output is half intensity of	during both blink phases
0x8	9/16	7/16	7/16	9/16		
0x9	10/16	6/16	6/16	10/16		
0xA	11/16	5/16	5/16	11/16	5. 0.155	D. 0.155
0xB	12/16	4/16	4/16	12/16	Phase 0: LED on at high intensity Phase 1: LED on at low intensity	Phase 0: LED on at low intensity Phase 1: LED on at high intensity
0xC	13/16	3/16	3/16	13/16	Thase I. LLD on at low litterisity	Thase I. LLD on athigh intensity
0xD	14/16	2/16	2/16	14/16		
0xE	15/16	1/16	1/16	15/16		
0xF	Static low	Static low	Static high impedance	Static high impedance	Phase 0: LED on continuously Phase 1: LED off continuously	Phase 0: LED off continuously Phase 1: LED on continuously

Driving LED Loads

When driving LEDs, a resistor in series with the LED must be used to limit the LED current to no more than 50mA. Choose the resistor value according to the following formula:

where:

RLED is the resistance of the resistor in series with the LED (Ω) .

V_{SUPPLY} is the supply voltage used to drive the LED (V). V_{LED} is the forward voltage of the LED (V).

 V_{OL} is the output low voltage of the MAX7316 when sinking I_{LED} (V).

ILED is the desired operating current of the LED (A).

For example, to operate a 2.2V red LED at 14mA from a 5V supply, $R_{LED} = (5 - 2.2 - 0.25) / 0.014 = 182\Omega$.

Driving Load Currents Higher than 50mA

The MAX7316 can be used to drive loads drawing more than 50mA, like relays and high-current white LEDs, by paralleling outputs. Use at least one output per 50mA of load current; for example, a 5V 330mW relay draws 66mA and needs two paralleled outputs to drive it. Ensure that the paralleled outputs chosen are controlled by the same blink phase register, i.e., select outputs from the P0 through P7 range. This way, the paralleled outputs are turned on and off together. Do not use output O8 as part of a load-sharing design. O8 cannot be switched at the same time as any of the other outputs because it is controlled by a different register.

Table 13. Master, O8 Intensity Register

REGISTER		ADDRESS CODE				REGISTI	ER DATA	1		
	R/W	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
MASTER AND GLOBAL INTENSITY			MSB			LSB	MSB			LSB
MASTER AND GEOBAL INTENSITY			М	ASTER I	NTENSI	ГҮ		O8 INT	ENSITY	
Write master and global intensity	0		M3	M2	M1	MO	G3	G2	G1	G0
Read back master and global intensity	1		IVIO	IVIZ	IVI I	IVIO	GS	G2	GT	GU
Master intensity duty cycle is 0/15 (off); internal oscillator is disabled; all outputs will be static with no PWM	_		0	0	0	0	_	_	_	_
Master intensity duty cycle is 1/15	_		0	0	0	1	_	_	_	_
Master intensity duty cycle is 2/15	_		0	0	1	0	_	_	_	_
Master intensity duty cycle is 3/15	_		0	0	1	1	_	_	_	_
_	_				_		_			_
Master intensity duty cycle is 13/15	_	0X0E	1	1	0	1			_	_
Master intensity duty cycle is 14/15	_		1	1	1	0	_		_	_
Master intensity duty cycle is 15/15 (full)			1	1	1	1				_
O8 intensity duty cycle is 1/16	_		_	_	_	_	0	0	0	0
O8 intensity duty cycle is 2/16	_		_		_		0	0	0	1
O8 intensity duty cycle is 3/16			_		—		0	0	1	0
_	_		_		_					
O8 intensity duty cycle is 14/16			_	_	_	_	1	1	0	1
O8 intensity duty cycle is 15/16	_		_	_	_	_	1	1	1	0
O8 intensity duty cycle is 16/16 (static output, no PWM)	_		_	_	_	_	1	1	1	1

The MAX7316 must be protected from the negative voltage transient generated when switching off inductive loads, such as relays, by connecting a reverse-biased diode across the inductive load (Figure 19). The peak current through the diode is the inductive load's operating current.

Power-Supply Considerations

The MAX7316 operates with a power-supply voltage of 2V to 3.6V. Bypass the power supply to GND with at least $0.047\mu F$ as close to the device as possible. For the QFN version, connect the underside exposed pad to GND.

Table 14. Output Intensity Registers

REGISTER		ADDRESS CODE				REGISTI	ER DATA	4		
	R/W	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
OUTDUTO DA DO INITENDITY			MSB			LSB	MSB	_		LSB
OUTPUTS P1, P0 INTENSITY			OU	TPUT P1	INTENS	SITY	OU	TPUT PO	INTENS	YTI
Write output P1, P0 intensity	0		Dalo	Dalo	Dala	Dalo	DOLO	DOIO	DOI1	DOLO
Read back output P1, P0 intensity	1		P1I3	P1I2	P1I1	P1I0	P0I3	P0l2	P0I1	P010
Output P1 intensity duty cycle is 1/16	_		0	0	0	0	_	_	_	_
Output P1 intensity duty cycle is 2/16	_		0	0	0	1	_	_	_	_
Output P1 intensity duty cycle is 3/16	_		0	0	1	0	_	_	_	_
_	_			_		_	_	_	_	
Output P1 intensity duty cycle is 14/16	_		1	1	0	1	_	_	_	_
Output P1 intensity duty cycle is 15/16	_	<u> </u>	1	1	1	0	_	_	_	_
Output P1 intensity duty cycle is 16/16 (static logic level, no PWM)	_	0x10	1	1	1	1	_	_	_	_
Output P0 intensity duty cycle is 1/16	Τ_			l	l _	l	0	0	0	0
Output P0 intensity duty cycle is 2/16	_	-		_	_	_	0	0	0	1
Output P0 intensity duty cycle is 3/16	_	-	_	_	_	_	0	0	1	0
_	_		_	_		_	_	_	_	_
Output P0 intensity duty cycle is 14/16	_		_	_	_	_	1	1	0	1
Output P0 intensity duty cycle is 15/16	_		_	_	_	_	1	1	1	0
Output P0 intensity duty cycle is 16/16 (static logic level, no PWM)	_		_	_	_	_	1	1	1	1
			MSB		•	LSB	MSB	•		LSB
OUTPUTS P3, P2 INTENSITY		0×11		TPUT P3	INTENS	_		TPUT P2	INTENS	_
Write output P3, P2 intensity	0	0.11	P3I3	P3I2	P3I1	P3I0	P2I3	P2I2	P2I1	P2I0
Read back output P3, P2 intensity	1		1 010	1 012	1 011	1 010	1 210	1 212	1 211	1 210
OUTPUTS P5, P4 INTENSITY			MSB			LSB	MSB			LSB
		0x12	OU	TPUT P5	INTENS	SITY	OU	TPUT P4	INTENS	SITY
Write output P5, P4 intensity	0		P5I3	P5I2	P5I1	P510	P4I3	P4I2	P4I1	P4I0
Read back output P5, P4 intensity	1									
			MSB			LSB	MSB			LSB
OUTPUTS P7, P6 INTENSITY				TPUT P7	'INTENS			TPUT PA	INTENS	
Write output P7, P6 intensity	0	0x13								
Read back output P7, P6 intensity	1		P7I3	P7I2	P7I1	P7I0	P6I3	P6I2	P6I1	P6I0
OUTPUT OS INTENSITY				See	master.	O8 intens	sitv regist	er (Table	: 13)	1





Figure 19. Diode-Protected Switching Inductive Load

_Pin Configurations (continued)




Chip Information

TRANSISTOR COUNT: 17,611

PROCESS: BiCMOS


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



		8L 3x3		1	2L 3x3		1	6L 3x3				EXF	POSED	PAE	VAR	IATIO	NS	
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PKG	T	D2			E2			
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10	T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
Ε	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10	T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
е	_	.65 BS0	_	_	.50 BSC	$\overline{}$	_	50 BS	_	T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
L	0.35		0.75	0.45		0.65	0.30	0.40	0.50	T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
N	-	8		_	12	\dashv		16		T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2
ND NF	-	2		<u> </u>	3	\dashv		4		T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2
NE A1	0	_	0.05	0	_	0.05	0	0.02	0.05	T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
A2	-	.20 REI		-	.20 REF	0.05	-	20 RE		T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
k	0.25	-	٠.	0.25		-	0.25	-	· -			_				_		
	1. DII 2. ALI 3. N I	DIME S THE	NSION	IS ARE	IN MIL	LIMET F TERM	ERS. A	NGLE S.	S ARE	Y14.5M-1994. I DEGREES.	SHALL C	ONEORI	мто					
2	1. DIP 2. ALI 3. N I 4. TH JE: WI MA 6. DIP 7. DE	L DIME S THE E TERM SD 95- THIN T RKED MENSIO OM TE AND I POPUI	NSION TOTAL MINAL 1 SPP- HE ZO FEATL ON b A RMINA NE REI ATION	IS ARE L NUM #1 IDE 012. I NE INI JRE. PPLIES L TIP. I IS PO	IN MILE BER O NTIFIE DETAIL DICATE S TO M O THE DOSSIBLE	LIMET F TERI R AND S OF 1 D. THE ETALL NUMB E IN A	ERS. A MINAL: TERM TERMIT TERM	NGLES. INAL II NAL II IINAL ERMII TERM	S ARE NUMBE 1 IDEN #1 IDE NAL AN MINALS CAL F.	I DEGREES. ING CONVENTION FIER ARE OPTION. TIFIER MAY BE EITH IS MEASURED BET ON EACH D AND E	NL, BUT N ER A MC WEEN 0.	MUST BE LD OR 20 mm /	E LOCA AND 0.2					

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX7316AEE+ MAX7316AEE+T MAX7316ATE+ MAX7316ATE+T MAX7316AEE-T