#### **(Note 1) ABSOLUTE MAXIMUM RATINGS**



IVPCA/B, 25% Duty Cycle ...................................... 20mA Operating Temperature Range (Note 2) . –30°C to 85°C Storage Temperature Range ................ –65°C to 150°C Maximum Junction Temperature ................................. 125°C Lead Temperature (Soldering, 10 sec)................ 300°C

# **PACKAGE/ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges.

#### **The** ● **denotes specifications which apply over the full operating ELECTRICAL CHARACTERISTICS**





#### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>IN</sub> = 3.6V, SHDN = TXEN = V<sub>IN</sub>, unless otherwise noted.



**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** The LTC1758-1 and LTC1758-2 are guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the –30°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

**Note 3:** Slew rate is measured open loop. The slew time at V<sub>PCA</sub> or V<sub>PCB</sub> is measured between 1V and 2V.

**Note 4:** Maximum DAC zero-scale offset voltage that can be applied to PCTL.

**Note 5:** This is the time from TXEN rising edge 50% switch point to  $V_{PCA/B} = 1V$ .

**Note 6:** Guaranteed by design. This parameter is not production tested.

**Note 7:** Includes maximum DAC offset voltage and maximum control voltage.

**Note 8:** Bandwidth is calculated using the 10% to 90% rise time:  $BW = 0.35/rise time$ 

**Note 9:** Measured 1µs after TXEN = HI.

**Note 10:** 50% switch point,  $\overline{SHDN}$  HI =  $V_{IN}$ , TXEN HI =  $V_{IN}$ .

### **TYPICAL PERFORMANCE CHARACTERISTICS**







### **PIN FUNCTIONS** (LTC1758-2/LTC1758-1)

**V<sub>IN</sub>** (Pin 1): Input Supply Voltage, 2.7V to 6V. V<sub>IN</sub> should be bypassed with 0.1µF and 100pF ceramic capacitors. Used as return for RF 200 $\Omega$  termination.

**RF (Pin 2):** RF Feedback Voltage from the Directional Coupler. Referenced to  $V_{IN}$ . A coupling capacitor of 33pF must be used to connect to the ground referenced directional coupler. The frequency range is 850MHz to 2000MHz. This pin has an internal 200 $\Omega$  termination, an internal Schottky diode detector and peak detector capacitor.

**SHDN (Pin 3):** Shutdown Input. A logic low on the SHDN pin places the part in shutdown mode. A logic high places the part in autozero when TXEN is low. SHDN has an internal 150k pull-down resistor to ensure that the part is in shutdown when the drivers are in a three-state condition.

**BSEL (Pin 4): (LTC1758-2 Only)** Selects V<sub>PCA</sub> when low and  $V_{PCB}$  when high. This input has an internal 150k resistor to ground.

**GND (Pin 5/Pin 4):** System Ground.

**PCTL (Pin 6/Pin 5):** Analog Input. The external power control DAC drives this input. The amplifier servos the RF power until the RF detected signal equals the DAC signal. The input impedance is typically 90kΩ.

**TXEN (Pin 7/Pin 6):** Transmit Enable Input. A logic high enables the control amplifier. When TXEN is low and SHDN is high the part is in the autozero mode. This input has an internal 150k resistor to ground.

**VPCB (Pin 8): (LTC1758-2 Only)** Power Control Voltage Output. This pin drives an external RF power amplifier power control pin. The maximum load capacitance is 100pF. The output is capable of rail-to-rail swings at low load currents. Selected when BSEL is high.

**VPCA (Pin 9/Pin 7):** Power Control Voltage Output. This pin drives an external RF power amplifier power control pin. The maximum load capacitance is 100pF. The output is capable of rail-to-rail swings at low load currents. Selected when BSEL is low (LTC1758-2 only).

**V<sub>CC</sub>** (Pin 10/Pin 8): RF Power Amplifier Supply. This pin has an internal 0.090 $\Omega$  sense resistor between V<sub>IN</sub> and  $V_{CC}$  that senses the RF power amplifier supply current to detect overcurrent conditions.



### **BLOCK DIAGRAM** (LTC1758-2)





### **APPLICATIONS INFORMATION U W U U**

#### **Forward**

The LTC1758 has a wider dynamic range than the LTC1757A. The Schottky diode detector dynamic range has been extended to over 40dB. The start voltage accuracy has been improved to  $\pm 17$ %. The autozero hold time has been increased for applications requiring transmit times of several hundred milliseconds. The PCTL input filter bandwidth has been reduced to 350kHz for improved rejection of DAC noise as well as smoother ramp shaping. The bandwidth has been reduced to 250kHz to control slow turn-on RF power amplifiers.

### **Operation**

The LTC1758-2 dual band RF power control amplifier integrates several functions to provide RF power control over frequencies ranging from 850MHz to 2GHz. The device also prevents damage to the RF power amplifier due to overvoltage or overcurrent conditions. These functions include an internally compensated power control, amplifier to control the RF output power, an autozero section to cancel internal and external voltage offsets, a sense amplifier with an internal sense resistor to limit the maximum RF power amplifier current, an RF Schottky diode peak detector and amplifier to convert the RF feedback signal to DC, a  $V_{PCA/B}$  overvoltage clamp, gain compression, a bandgap reference, a thermal shutdown circuit and a multiplexer to switch the control amplifier output to either V<sub>PCA</sub> or V<sub>PCB</sub>.

### **Band Selection**

The LTC1758-2 is designed for dual band operation. The BSEL pin will select output  $V_{PCA}$  when low and output  $V_{PCB}$  when high. For example,  $V_{PCA}$  could be used to drive a 900MHz channel and  $V_{PCR}$  a 1.8GHz/1.9GHz channel. BSEL must be established before the part is enabled. The LTC1758-1 can be used to drive a single RF channel or dual channel with integral multiplexer.

### **Control Amplifier**

The control amplifier supplies the power control voltage to the RF power amplifier. A portion (typically –19dB for low frequencies and –14dB for high frequencies) of the RF output voltage is sampled, via a directional coupler, to close the gain control loop. When a DAC voltage is applied to PCTL, the amplifier quickly servos  $V_{PCA}$  or  $V_{PCR}$  positive until the detected feedback voltage applied to the RF pin matches the voltage at PCTL. This feedback loop provides accurate RF power control.  $V_{PCA}$  or  $V_{PCB}$  are capable of driving a 5.5mA load current and 100pF load capacitor.

### **RF Detector**

The internal RF Schottky diode peak detector and amplifier converts the RF feedback voltage from the directional coupler to a low frequency voltage. This voltage is compared to the DAC voltage at the PCTL pin by the control amplifier to close the RF power control loop. The RF pin input resistance is typically 200 $\Omega$  and the frequency range of this pin is 850MHz to 2000MHz. The detector demonstrates excellent efficiency and linearity over a wide range of input power. The Schottky detector is biased at about 60µA and drives an on-chip peak detector capacitor of 28pF.

### **Autozero**

An autozero system is included to improve power programming accuracy over temperature. This section cancels internal offsets associated with the Schottky diode detector and control amplifier. External offsets associated with the DAC driving the PCTL pin are also cancelled. Offset drift due to temperature is cancelled between each burst. The maximum offset allowed at the DAC output is limited to 400mV. Autozeroing is performed when the part is in autozero mode (SHDN = high,  $TXEN = low$ ). When the part is enabled (TXEN = high,  $\overline{SHDN}$  = high) the autozero capacitors are held and the  $V_{PCA}$  or  $V_{PCB}$  pin is connected to the control amplifier output. The hold droop voltage of typically < 1µV/ms provides for accurate offset cancellation over the normal 1/8 duty cycle associated with the GSM protocol as well as with multislot protocols. The part must be in the autozero mode for at least 50µs for autozero to settle to the correct value.



### **APPLICATIONS INFORMATION U W U U**

#### **Filter**

There is a 350kHz single pole filter included in the PCTL path.

#### **Protection Features**

The RF power amplifier is overcurrent protected by an internal sense amplifier. The sense amplifier measures the voltage across an internal 0.090Ω resistor to determine the RF power amplifier current.  $V_{PCA}$  or  $V_{PCB}$  is lowered as this supply current exceeds 2.2A, thereby regulating the current to about 2.25A. The regulated current limit is temperature compensated. The 0.090 $Ω$  resistor and the current limit feature can be removed by connecting the PA directly to V<sub>IN</sub>.

The RF power amplifier control voltage pins are overvoltage protected. The  $V_{PC}$  overvoltage clamp regulates  $V_{PCA}$ or V<sub>PCB</sub> to 2.85V when the gain and PCTL input combination attempts to exceed this voltage.

The internal thermal shutdown circuit will disable the LTC1758-2 if the junction temperature exceeds approximately 150°C. The part will be enabled when the temperature falls below 140°C.

### **Modes of Operation**

The LTC1758-2 supports three operating modes: shutdown, autozero and enable.

In shutdown mode (SHDN  $=$  Low) the part is disabled and supply currents will be reduced to  $\langle 1 \mu A. V_{PCA}$  and  $V_{PCR}$ will be connected to ground via  $100Ω$  switches.

In autozero mode ( $\overline{\text{SHDN}}$  = High, TXEN = Low) V<sub>PCA</sub> and V<sub>PCB</sub> will remain connected to ground and the part will be in the autozero mode. The part must remain in autozero for at least 50µs to allow for the autozero circuit to settle.

In enable mode ( $\overline{SHDN}$  = High, TXEN = High) the control loop and protection functions will be operational. When TXEN is switched high, acquisition will begin. The control amplifier will start to ramp the control voltage to the RF power amplifier. The RF amplifier will then start to turn on. The feedback signal from the directional coupler and the output power will be detected by the LTC1758-2 at the RF pin. The loop closes and the amplifier output tracks the DAC voltage ramping at PCTL. The RF power output will then follow the programmed power profile from the DAC.



7



#### **LTC1758-2 Timing Diagram**

### **LTC1758-1 Description**

The LTC1758-1 is identical in performance to the LTC1758-2 except that only one control output  $(V_{PCA})$  is available. The LTC1758-1 can drive a single band (850MHz to 2000MHz) or a dual RF channel module with an internal mulitplexer. Several manufacturers offer dual RF channel modules with an internal mulitplexer.

### **General Layout Considerations**

The LTC1758-1/LTC1758-2 should be placed near the directional coupler. The feedback signal line to the RF pin should be a 50 $\Omega$  transmission line with optional termination or a short line. If short-circuit protection is used, bypass capacitors are required at  $V_{CC}$ .

### **External Termination**

The LTC1758 has an internal 200 $\Omega$  termination resistor at the RF pin. If a directional coupler is used, it is recommended that an external 68 $Ω$  termination resistor be connected between the RF coupling capacitor (33pF), and ground at the side connected to the directional coupler. If the termination is placed at the LTC1758 RF pin, then the 68 $\Omega$  resistor must be connected to  $V_{\text{IN}}$  since the detector is referenced to  $V_{IN}$ . Termination components should be placed adjacent to the LTC1758.

### **Power Ramp Profiles**

The external voltage gain associated with the RF channel can vary significantly between RF power amplifier types. The LTC1758 frequency compensation has been optimized to be stable with several different power amplifiers and manufacturers. This frequency compensation generally defines the loop dynamics that impact the power/time response and possibly (slow loops) the power ramp sidebands. The LTC1758 operates open loop until an RF voltage appears at the RF pin, at which time the loop closes and the output power follows the DAC profile. The RF power amplifier will require a certain control voltage level (threshold) before an RF output signal is produced. The LTC1758  $V_{PCA/B}$  outputs must quickly rise to this threshold voltage in order to meet the power/time profile. To reduce this time, the LTC1758 starts at 600mV. However, at very low power levels the PCTL input signal is small, and

the  $V_{PCA/B}$  outputs may take several microseconds to reach the RF power amplifier threshold voltage. To reduce this time, it may be necessary to apply a positive pulse at the start of the ramp to quickly bring the  $V_{PCA/B}$  outputs to the threshold voltage. This can generally be achieved with DAC programming. The magnitude of the pulse is dependent on the RF amplifier characteristics.

Power ramp sidebands and power/time are also a factor when ramping to zero power. For RF amplifiers requiring high control voltages, it may be necessary to further adjust the DAC ramp profile. When the power is ramped down the loop will eventually open at power levels below the LTC1758 detector threshold. The LTC1758 will then go open loop and the output voltage at  $V_{PCA}$  or  $V_{PCB}$  will stop falling. If this voltage is high enough to produce RF output power, the power/time or power ramp sidebands may not meet specification. This problem can be avoided by starting the DAC ramp from 100mV (Figure 1). At the end of the cycle, the DAC can be ramped down to 0mV. This applies a negative signal to the LTC1758 thereby ensuring that the  $V_{\text{PCA/B}}$  outputs will ramp to 0V. The 100mV ramp step must be applied at least 4µs before TXEN is asserted high



**Figure 1. LTC1758 Ramp Timing**



to allow the autozero to cancel the step. Slow DAC rise times will extend this time by the additional RC time constants.

Another factor that affects power ramp sidebands is the DAC signal to PCTL. The bandwidth of the LTC1758 may not be low enough to adequately filter out steps associated with the DAC. If the baseband chip does not have an internal filter, it is recommended that a 1-stage external filter be placed between the DAC output and the PCTL pin. Resistor values should be kept below 2k since the PCTL input resistance is 90k. A typical filter scheme is shown in Figure 2.

The power control ramp should be started in the range of 1µs to 10µs after TXEN is asserted high.





#### **Demo Board**

The LTC1758 demo board is available upon request. The demo board has a 900MHz and an 1800MHz RF channel controlled by the LTC1758. Timing signals for TXEN are generated on the board using a 13MHz crystal reference. The PCTL power control pin is driven by a 10-bit DAC and the DAC profile can be loaded via a serial port. The serial port data is stored in a flash memory which is capable of storing eight ramp profiles. The board is supplied preloaded with four GSM power profiles and four DCS power profiles covering the entire power range. External timing signals can be used in place of the internal crystal controlled timing. A variety of RF power amplifiers are available.

### **LTC1758 Control Loop Stability**

The LTC1758 provides a stable control loop for several RF power amplifier models from different manufacturers over a wide range of frequencies, output power levels and V<sub>SWR</sub> conditions. However, there are several factors that can improve or degrade loop frequency stability.

1) The additional voltage gain supplied by the RF power amplifier increases the loop gain raising poles normally below the 0dB axis. The extra voltage gain can vary significantly over input/output power ranges, frequency, power supply, temperature and manufacturer. RF power amplifier gain control transfer functions are often not available and must be generated by the user. Loop oscillations are most likely to occur in the midpower range where the external voltage gain associated with the RF power amplifier typically peaks. It is useful to measure the oscillation or ringing frequency to determine whether it corresponds to the expected loop bandwidth and thus is due to high gain bandwidth.

2) Loop voltage losses supplied by the directional coupler will improve phase margin. The larger the directional coupler loss the more stable the loop will become. However, larger losses reduce the RF signal to the LTC1758 and detector performance may be degraded at low power levels. (See RF Detector Characteristics.)

3) Additional poles within the loop due to filtering or the turn-on response of the RF power amplifier can degrade the phase margin if these pole frequencies are near the effective loop bandwidth frequency. Generally loops using RF power amplifiers with fast turn-on times have more phase margin. Extra filtering below 16MHz should never be placed within the control loop, as this will only degrade phase margin.

4) Control loop instability can also be due to open loop issues. RF power amplifiers should first be characterized in an open loop configuration to ensure self oscillation is not present. Self-oscillation is often related to poor power supply decoupling, ground loops, coupling due to poor layout and extreme  $V_{SWR}$  conditions. The oscillation frequency is generally in the 100kHz to 10MHz range. Power supply related oscillation suppression requires large value ceramic decoupling capacitors placed close to the RF power amp supply pins. The range of decoupling capacitor values is typically 1nF to 3.3µF.

5) Poor layout techniques associated with the directional coupler area may result in high frequency signals bypassing the coupler. This could result in stability problems due to the reduction in the coupler loss.



### **Determining External Loop Gain and Bandwidth**

The external loop voltage gain contributed by the RF channel and directional coupler network should be measured in a closed loop configuration. A voltage step is applied to PCTL and the change in  $V_{PCA}$  (or  $V_{PCB}$ ) is measured. The detected voltage is 0.6 • PCTL for PCTL < 640mV and 1.18PCTL – 0.38V for PCTL > 640mV. The external voltage gain contributed by the RF power amplifier and directional coupler network is 0.6 •  $\Delta V_{PCTI}/\Delta V_{VPCA}$  and (1.18PCTL – 0.38V) •  $\Delta V_{PCTI}/\Delta V_{PCA}$ . Measuring voltage gain in the closed loop configuration accounts for the nonlinear detector gain that is dependent on RF input voltage and frequency.

The LTC1758 unity gain bandwidth specified in the data sheet assumes that the net voltage gain contributed by the RF power amplifier and directional coupler is unity. The bandwidth is calculated by measuring the rise time between 10% and 90% of the voltage change at  $V_{PCA}$  or  $V_{PCB}$ for a small step in voltage applied to PCTL.

 $BW1 = 0.35/rise time$ 

The LTC1758 control amplifier unity gain bandwidth (BW1) is typically 250kHz. The phase margin of the control amplifier is typically 90°.

For example, to determine the external RF channel loop voltage gain with the loop closed, apply a 100mV step to PCTL from 300mV to 400mV. V<sub>PCA</sub> (or V<sub>PCB</sub>) will increase to supply enough feedback voltage to the RF pin to cancel this 100mV step which would be the required detected voltage of 60mV.  $V_{PCA}$  changed from 1.498V to 1.540V to create the RF output power change required. The net external voltage gain contributed by the RF power amplifier and directional coupler network can be calculated by dividing the 60mV change at the RF pin by the 42mV change at the  $V_{PCA}$  pin. The net external voltage gain would then be approximately 1.4. The loop bandwidth extends to 1.4␣ • BW1. If BW1 is 250kHz, the loop bandwidth increases to approximately 350kHz. The phase margin is extracted from Figure 3. Repeat the above voltage gain measurement over the full power and frequency range.

The phase margin degradation, due to external and internal pole combinations, is difficult to determine since complex poles are present. Gain peaking may occur, resulting in higher bandwidth and lower phase margin than predicted from the open loop Bode plot. A low frequency AC SPICE model of the LTC1758 power controller is included to better determine pole and zero interactions. The user can apply external gains and poles to determine bandwidth and phase margin. DC, transient and RF information cannot be extracted from the present model. The model is suitable for external gain evaluations up to 6×. The 350kHz PCTL input filter limits the bandwidth, therefore, use the RF input as demonstrated in the model.



**Figure 3. Measured Open Loop Gain and Phase, PCTL < 640mV Figure 4. Measured Open Loop Gain and Phase, PCTL > 640mV**





This model (Figure 7) is being supplied to LTC users as an aid to circuit designs. While the model reflects close similarity to corresponding devices in low frequency AC performance terms, its use is not suggested as a replacement for breadboarding. Simulation should be used as a forerunner or a supplement to traditional lab testing.

Users should note very carefully the following factors regarding this model: Model performance in general will reflect typical baseline specs for a given device, and certain aspects of performance may not be modeled fully. While reasonable care has been taken in the preparation, we cannot be responsible for correct application on any and all computer systems. Model users are hereby notified that these models are supplied "as is", with no direct or implied responsibility on the part of LTC for their operation within a customer circuit or system. Further, Linear Technology Corporation reserves the right to change these models without prior notice.

In all cases, the current data sheet information is your final design guideline, and is the only performance guarantee. For further technical information, refer to individual device data sheets. Your feedback and suggestions on this model is appreciated.

Linear Technology Corporation hereby grants the users of this model a nonexclusive, nontransferable license to use this model under the following conditions:

The user agrees that this model is licensed from Linear Technology and agrees that the model may be used, loaned, given away or included in other model libraries as long as this notice and the model in its entirety and unchanged is included. No right to make derivative works or modifications to the model is granted hereby. All such rights are reserved.

This model is provided as is. Linear Technology makes no warranty, either expressed or implied about the suitability or fitness of this model for any particular purpose. In no event will Linear Technology be liable for special, collateral, incidental or consequential damages in connection with or arising out of the use of this model. It should be remembered that models are a simplification of the actual circuit.



**Figure 5. Closed Loop Block Diagram**



**Figure 6. SPICE Model Open Loop Gain and Phase Characteristics from RF to V<sub>PCA</sub>, PCTL < 640mV** 

\*LTC1758 Low Frequency AC Spice Model\* GIN1 ND2 0 ND1A IFB 100E-6 GX3 ND6 0 0 ND4 1E-6 GX4 ND7 0 0 ND6 1E-6 GX1 ND3 0 0 ND2 1E-6 GX2 ND4 0 0 ND3 1E-6 GX5 ND10 0 0 ND9 1E-6 GX8 ND14 0 0 ND12 1E-6 GX7 ND12 0 0 ND11 1E-6 GX6 ND11 0 0 ND10 1E-6 GXFB IFB 0 0 ND14 28.8E-6 EX1 ND8 0 0 ND7 1 RPCTL2 ND1 0 33E3 RFILT ND1 ND1A 50E3 RO1 ND2 0 70E6 RX3 ND6 0 1E6 RX4 ND7 0 1E6 RPCTL1 PCTL ND1 53E3 RX1 ND3 0 1E6 RX2 ND4 ND5 1E6 RSD RF ND9 500 RX5 ND10 0 1E6 RT RF 0 250 RX8 ND14 0 1E6 RX7 ND12 ND13 1E6 RX6 ND11 0 1E6 R9 ND8 ND8A 100 R9A ND8A VPCA 20 RLOAD VPCA 0 2E3 RFB1 IFB 0 22E3 CPCTL1 ND1A 0 7E-12 CX3 ND6 0 8E-15 CX4 ND7 0 12E-15 CC1 ND2 0 45E-12 CX1 ND3 0 2E-15 CX5 ND10 0 10E-15 CX6 ND11 0 1.2E-15 CLOAD VPCA 0 33E-12 CLINT ND8A 0 37E-12 CLINTA VPCA 0 18E-12 CFB1 IFB 0 300E-15 CP ND9 0 28E-12 LX2 ND5 0 34E-3 LX7 ND13 0 7E-3 \*\*Closed loop connections, comment-out VPCTLO, VRF, Adjust EFB gain to reflect external gain, currently set at 3X\*\* \*EFB RF 0 VPCA VIN 3 VIN VIN 0 DC 0 AC 1 \*VPCTLO PCTL 0 DC 0 \*\*Open loop connections, comment-out EFB, VIN and VPCTLO\*\* VPCTLO PCTL 0 DC 0 VRF RF 0 DC 0 AC 1 \*\*Add AC statement and print statement as required\*\* .AC DEC 50 100 1E7 .END

**Figure 7. LTC1758 Low Frequency AC SPICE Model**







# **U PACKAGE DESCRIPTIO**

**MS8 Package 8-Lead Plastic MSOP** (Reference LTC DWG # 05-08-1660)



\* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

\*\* DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE



### **U PACKAGE DESCRIPTIO**

**MS10 Package 10-Lead Plastic MSOP** (Reference LTC DWG # 05-08-1661)



\* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

\*\* DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE



# **TYPICAL APPLICATIONS**



**Single Band Cellular Telephone Transmitter**

**Dual Band Cellular Telephone Transmitter Without Current Limiting**



### **RELATED PARTS**



ThinSOT is a trademark of Linear Technology Corporation.

### **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/analog-devices):

 [LTC1758-2EMS#PBF](https://www.mouser.com/access/?pn=LTC1758-2EMS#PBF) [LTC1758-2EMS#TR](https://www.mouser.com/access/?pn=LTC1758-2EMS#TR) [LTC1758-1EMS8#PBF](https://www.mouser.com/access/?pn=LTC1758-1EMS8#PBF) [LTC1758-1EMS8#TRPBF](https://www.mouser.com/access/?pn=LTC1758-1EMS8#TRPBF) [LTC1758-](https://www.mouser.com/access/?pn=LTC1758-2EMS#TRPBF) [2EMS#TRPBF](https://www.mouser.com/access/?pn=LTC1758-2EMS#TRPBF) [LTC1758-2EMS](https://www.mouser.com/access/?pn=LTC1758-2EMS) [LTC1758-1EMS8#TR](https://www.mouser.com/access/?pn=LTC1758-1EMS8#TR) [LTC1758-1EMS8](https://www.mouser.com/access/?pn=LTC1758-1EMS8)