
#### PIN CONNECTION (Top view)



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit	
$V_S$	DC Supply Voltage	28	V	
$V_{OP}$	Operating Supply Voltage	18	V	
$V_{PEAK}$	Peak Supply Voltage ( = .70 ins)	50	V	
lo	Output Peak Current (not rep. t = 100μs)	4	Α	
Ιο	Output Poair Current (rep. f > 10Hz)	3	Α	
P <sub>tot</sub>	Power Dissipation (T <sub>case</sub> = 85°C)	32	W	
T <sub>sta</sub> , T <sub>i</sub>	S'orage and Junction Temperature	-40 to 150	°C	


#### THERMAL DATA

Symbol	Description		Value	Unit
R <sub>th j-case</sub>	Thermal Resistance Junction-case	Max	2	°C/W

## **ELECTRICAL CHARACTERISTICS** (Refer to the test circuit; $V_S = 14.4V$ ; $R_L = 4\Omega$ , $T_{amb} = 25^{\circ}C$ , f = 1kHz, unless otherwise specified)


Supply Range Total Quiescent Drain Current		Min.	Тур.	Max.	Un
Total Quiacoant Drain Current		8		18	V
Total Quiescent Diam Current				150	m
Output Power	$R_L = 4\Omega$ ; THD = 10% each channel	6	6.5		W
	$R_L = 2\Omega$ ; THD = 10% each channel		10		V
Distortion	$R_L = 4\Omega$ ; $P_O = 0.1$ to 3W		0.08	0.5	%
Cross Talk	$f = 1kHz; R_g = 0$ $f = 10kHz; R_g = 0$	45	50 40		H H
Input Impedance		35			K
Voltage Gain			40		dE
Voltage Gain Match.				1	dE
Bandwidth	@ -3dB	75			KH
Output Noise Voltage (*)	$R_g = 0$	201	$\bigcirc$	300	μ'
Supply Voltage Rejection	$R_g = 0$ ; $f = 100Hz$	<b>4</b> 5			dl
Stand-by Attenuation	.0	80			d
ST-BY Current Consumption	Current Consumption Vpin7 = 1.5V			100	μ
ST-BY Pin Current	Play mode; Vpin7 = 5\/			50	μ
	Output Under Sport (Max driving current under fault)			5	m
ST-BY IN Threshold Voltage	( )			1.5	V
ST-BY OUT Threshold Voltage		3.5			\
MUTE Attenuation			80		d
MUTE IN Threshold Voltage				1.5	\
MUTE OUT Threshold Voltage		3.5			١
	Cross Talk  Input Impedance Voltage Gain Voltage Gain Match. Bandwidth Output Noise Voltage (*) Supply Voltage Rejection Stand-by Attenuation ST-BY Current Consumption ST-BY Pin Current  ST-BY IN Threshold Voltage ST-BY OUT Threshold Voltage MUTE Attenuation MUTE IN Threshold Voltage	Distortion $\begin{array}{c} R_L = 4\Omega; \\ P_O = 0.1 \text{ to } 3W \\ \\ Cross Talk \\ \end{array}$ $\begin{array}{c} f = 1 \text{kHz}; R_g = 0 \\ f = 10 \text{kHz}; R_g = 0 \\ \\ Input Impedance \\ \\ Voltage Gain \\ Voltage Gain Match. \\ \\ Bandwidth \\ \\ Output Noise Voltage (*) \\ \\ Supply Voltage Rejection \\ \\ Stand-by Attenuation \\ \\ ST-BY Current Consumption \\ \\ ST-BY Pin Current \\ \hline \begin{array}{c} Play mode; Vpin7 = 5^{\circ} \\ \\ Output Under Short (Max driving current Vinder fault) \\ \\ ST-BY OUT Threshold Voltage \\ \\ MUTE Attenuation \\ \\ MUTE IN Threshold Voltage \\ \\ \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

#### **TEST AND APPLICATION CIRCUIT**



If high source resistance is present (e.g. passive audio controls) it might be necessary to add C = 470pF from each input pin to S-GND to prevent instability phenomena.

Figure 1: P.C. Board and components layout of the Test and Application Circuit (1:1 scale)



57

Figure 2: Quiescent Drain Current vs. Supply Voltage




Figure 4: Output Power vs Supply Voltage




Figure 6 Distortion vs. Output Power




Figure 3: Output Power vs. Supply Voltage




Figure 5: Output pover vs. Frequency vs.Cout Value




Figure 7: Distortion vs. Output Power




Figure 8: Distortion vs. Frequency




Figure 9: Distortion vs. Frequency




Figure 10: Cross-Talk vs. Frequency




Figure 11: Supply Voltage Rejection vs. Frequency




Figure 12: Total Power Dissipation and Efficiency




Figure 13: Total Power Dissipation and Efficiency vs. Output Power






Figure 14: TDA7317 + 7372 Application Circuit.



#### **FUNCTIONAL DESCRIPTION**


Function	Description				
GENERAL	The TDA7372B is a quad channel single package audio power amplifier intended to reduce the mismatch in the electrical characteristics among the four different channels and to consistently drop the external component count. It contains four non inverting stages whose gain is internally fixed to 40dB.				
OUTPUT STAGE	The output stage is a single ended type suitable to drine $4\Omega$ loads. It consists of a class AB fully complementary PNP/NPN stages short circuit protected. A rail to rail output swing is achieved without need of boostrap capacitors. Moreover, the external compensation is not necessary.				
ST-BY	The device features a St-BY function which shuts down the internal bias supplies when the ST-BY input is low. In ST-BY mode the amplifier sinks a small current (in the range of few $\mu$ As). When the St-BY pin is high the IC becomes fully operational.				
MUTE	A mute function is also provided. This reduces the gain of the input stage to a level offectively eliminating any audio input influence on the output stage when the mute line is lew. When the mute line is high the normal input path is restored. The device goes automatically is mute status when the supply voltage goes below the minimum allowed value. This prevents pop noises whenever the battery voltage frops below a fixed threshold. When the supply voltage rises to its nominal value the device recovers the play condition with a delay fixed by the C <sub>SVR</sub> capacitor.				
THERMAL PROTECTION	The Thermal protection principle involves two different steps a) Soft thermal limitation b) Shutdown Until the juntion temperature remains below 2 proset threshold, the I.C. will deliver the full power. Once the threshold has been reached, the device automatically goes, into mute status. The play to mute transition is internally convoied so producing a soft muting without unpleasent effect. Supposing the junction temperature does not reduce to safe levels a complete shutdown will occur.				
BUILT-IN SHORT CIRCUIT PROTECTION	Reliable and safe operation in presence of:  - AC short circuit to GND  - DC short circuit to GND and to V <sub>S</sub> during power-on phase is assured by a human protection circuitry. the DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such a way to avoid the device is turned on (by ST-BY) when a DC short protection acts in such as a such acts and acts are acts are acts and acts are acts are acts and acts are acts and acts are acts and acts are acts and acts are acts				


Figure 15: Fault (DC short) waveforms



DIM.		mm			inch	
DIN.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			5			0.197
В			2.65			0.104
С			1.6			0.063
D		1			0.039	
Е	0.49		0.55	0.019		0.022
F	0.66		0.75	0.026		0.030
G	1.02	1.27	1.52	0.040	0.050	0.060
G1	17.53	17.78	18.03	0.690	0.700	0.710
H1	19.6			0.772		
H2			20.2			0.795
L	21.9	22.2	22.5	0.862	0.874	0.886
L1	21.7	22.1	22.5	0.854	0.870	0.886
L2	17.65		18.1	0.695		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
М	4.25	4.55	4.85	0.167	0.179	0.191
M1	4.63	5.08	5.53	0.182	0.200	0.218
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152

# OUTLINE AND MECHANICAL DATA







Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

#### STMicroelectronics GROUP OF COMPANIES

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

### **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: