MAX6316-MAX6322

5-Pin μP Supervisory Circuits with Watchdog and Manual Reset

Absolute Maximum Ratings

Voltage (with respect to GND)	Operating Temperature Range40°C to +125°C
V _{CC} 0.3V to +6V	Junction Temperature+150°C
RESET (MAX6320/MAX6321/MAX6322 only)0.3V to +6V	Storage Temperature Range65°C to +160°C
All Other Pins0.3V to (V _{CC} + 0.3V)	Lead Temperature (soldering, 10s)+300°C
Input/Output Current, All Pins20mA	Soldering Temperature (reflow)
Continuous Power Dissipation (T _A = +70°C)	Leaded Package+240°C
SOT23 (derate 3.9mW/°C above +70°C)312.6mW	Lead-Free Package+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

SOT23-5

PACKAGE CODE	U5+2/U5+2A	
Outline Number	21-0057	
Land Pattern Number	90-0174	
Thermal Resistance, Single-Layer Board		
Junction to Ambient (θ _{JA})	324.3°C/W	
Junction to Case (θ _{JC})	82°C/W	
Thermal Resistance, Multi-Layer Board:		
Junction to Ambient (θ _{JA})	255.9°C/W	
Junction to Case (θ_{JC})	81°C/W	

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{CC}$ = 2.5V to 5.5V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
Operating Voltage Range	V _{CC}	T _A = -40°C to +125°C		1.0		5.5	V		
		MAX6316/MAX6317/MAX	V _{CC} = 5.5V		10	20			
Cumply Cumpet		6318/MAX6320/MAX6321	V _{CC} = 3.6V		5	12			
Supply Current	Icc	MAX6319/MAX6322:	V _{CC} = 5.5V		3	12	μA		
		MR unconnected	V _{CC} = 3.6V		3	8			
Reset Threshold Temperature Coefficient	ΔV _{TH} /°C	, 55			40		ppm/°C		
Deart Threehold (Note 2)	.,	T _A = +25°C		V _{TH} - 1.5%	V _{TH}	V _{TH} + 1.5%	V		
Reset Threshold (Note 2)	V _{RST}	T _A = -40°C to +125°C		V _{TH} - 2.5%	V _{TH}	V _{TH} + 2.5%	V		
Reset Threshold Hysteresis					3		mV		
		MAX63AT		1	1.4	2			
Reset Active Timeout Period	t _{RP}	MAX63BT		20	28	40	ms		
		MAX63CT		140	200	280			
		MAX63DT	1120	1600	2240				
V _{CC} to RESET Delay	t _{RD}	V _{CC} falling at 1mV/μs		40		μs			
PUSH/PULL RESET OUTPU	T (MAX631	6L/MAX6317H/MAX6318_	H/MAX6319_F	I/MAX6321HI	P/MAX6	322HP)			
		V _{CC} ≥ 1.0V, I _{SINK} = 50µA				0.3	V		
	\/	V _{CC} ≥ 1.2V, I _{SINK} = 100μA				0.3			
RESET Output Voltage	V _{OL}	V _{CC} ≥ 2.7V, I _{SINK} = 1.2mA				0.3			
RESET Output Voltage		V _{CC} ≥ 4.5V, I _{SINK} = 3.2mA				0.4			
	\/	V _{CC} ≥ 2.7V, I _{SOURCE} = 500µA		0.8 x V _{CC}					
	V _{OH}	V _{CC} ≥ 4.5V, I _{SOURCE} = 800)μ A	V _{CC} - 1.5					
RESET Rise Time (MAX6316L, MAX6318LH, MAX6319LH)	t _R	Rise time is measured from of V_{CC} ; $C_L = 5pF$, $V_{CC} = 3$.		5	25	ns			
	\/	V _{CC} ≥ 2.7V, I _{SINK} = 1.2mA				0.3			
	V _{OL}	V _{CC} ≥ 4.5V, I _{SINK} = 3.2mA				0.4	V		
RESET Output Voltage		V _{CC} ≥ 1.8V, I _{SOURCE} = 150μA		0.8 x V _{CC}					
	V _{OH}	V _{CC} ≥ 2.7V, I _{SOURCE} = 500µA		0.8 x V _{CC}					
		V _{CC} ≥ 4.5V, I _{SOURCE} = 800)μΑ	V _{CC} - 1.5					

Note 1: Overtemperature limits are guaranteed by design, not production tested.

Note 2: A factory-trimmed voltage divider programs the nominal reset threshold (V_{TH}). Factory-trimmed reset thresholds are available in 100mV increments from 2.5V to 5V (see Table 1 at end of data sheet).

Note 3: Guaranteed by design.

Electrical Characteristics (continued)

 $(V_{CC} = 2.5V \text{ to } 5.5V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
BIDIRECTIONAL RESET OUTPO	JT (MAX6316	M/MAX6318MH/MAX6319MH)					
Transitional Flip-Flop Setup Time	ts	(Note 4)		400		ns	
		V _{CC} = 3.0V, C _L = 120pF			333		
RESET Output Rise Time		V _{CC} = 5.0V, C _L = 200pF			333		
(Note 5)	t _R	V _{CC} = 3.0V, C _L = 250pF			666	ns	
		V _{CC} = 5.0V, C _L = 400pF			666		
Active Pullup Enable Threshold	V _{PTH}	V _{CC} = 5.0V	0.4	0.65		V	
RESET Active Pullup Current		V _{CC} = 5.0V		20		mA	
DESET Dulling Desistance		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.2	4.7	5.2	1.0	
RESET Pullup Resistance		T _A = -40°C to +125°C	3.6	4.7	5.8	kΩ	
OPEN-DRAIN RESET OUTPUT	(MAX6320P/M	IAX6321HP/MAX6322HP)					
		V _{CC} ≥ 1.0V, I _{SINK} = 50μA			0.3		
RESET Output Voltage		V _{CC} ≥ 1.2V, I _{SINK} = 100μA			0.3		
	V _{OL}	V _{CC} ≥ 2.7V, I _{SINK} = 1.2mA			0.3	V	
		V _{CC} ≥ 4.5V, I _{SINK} = 3.2mA			0.4		
Open-Drain Reset Output Leakage Current	I _{LKG}				1.0	μA	
WATCHDOG INPUT (MAX6316/I	MAX6317H/MA	AX6318_H/MAX6320P/MAX6321HP)					
		MAX63W-T	4.3	6.3	9.3	ms	
		MAX63X-T	71	102	153		
Watchdog Timeout Period	tWD	MAX63Y-T	1.12	1.6	2.4	_	
		MAX63Z-T	17.9	25.6	38.4	s	
WDI Pulse Width	t _{WDI}	V _{IL} = 0.3 x V _{CC} , V _{IH} = 0.7 x V _{CC}	50			ns	
M/DI Local Thomas III	V _{IL}		0.3 x V _{CC}			— ,,	
WDI Input Threshold	V _{IH}	(Note 6)			0.7 x V _{CC}	V	
WDI Input Current	_	WDI = V _{CC} , time average		120	160		
(Note 7)	I _{WDI}	V _{WDI} = 0V, time average	-20	-15		μA	
MANUAL RESET INPUT (MAX6	316_/MAX631	7H/MAX6319_H/MAX6320P/MAX6322HP)					
	V _{IL}	V - 40V	0.8				
MD 1 1 The 1 - 1 -	V _{IH}	V _{TH} > 4.0V			2.0	V	
MR Input Threshold	V _{IL}	V	0.3 x V _{CC}				
	V _{IH}	V _{TH} < 4.0V			0.7 x V _{CC}		
		T _A = -40°C to +85°C	1				
MR Input Pulse Width		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	1.5			μs	
MR Glitch Rejection				100		ns	
MR Pullup Resistance			35	52	75	kΩ	
MR to Reset Delay		V _{CC} = 5V		230		ns	

Note 4: This is the minimum time RESET must be held low by an external pulldown source to set the active pullup flip-flop.

Note 5: Measured from \overline{RESET} V_{OL} to (0.8 x V_{CC}), R_{LOAD} = ∞ .


Note 6: WDI is internally serviced within the watchdog period if WDI is left unconnected.


Note 7: The WDI input current is specified as the average input current when the WDI input is driven high or low. The WDI input is designed for a three-stated-output device with a 10µA maximum leakage current and capable of driving a maximum capacitive load of 200pF. The three-state device must be able to source and sink at least 200µA when active.

Typical Operating Characteristics


 T_A = +25°C, unless otherwise noted.)


MAX6316/MAX6317/MAX6318/MAX6320/MAX6321 SUPPLY CURRENT vs. TEMPERATURE 10 $V_{CC} = 5V$ 8 SUPPLY CURRENT (µA) 7 6 5 $V_{CC} = 3V$ 4 3 2 V_{CC} = 1V 0 -20 40 80 100 -40 20 60 TEMPERATURE (°C)







MAX6316/MAX6317/MAX6319/MAX6320/MAX6322









Pin Description

	Р	IN				
MAX6316L MAX6316M MAX6320P	MAX6317H	MAX6318LH MAX6318MH MAX6321HP	MAX6319LH MAX6319MH MAX6322HP	NAME	FUNCTION	
					MAX6316L/MAX6318LH/MAX6319LH: Active- Low, Reset Output. CMOS push/pull output (sources and sinks current).	
1	_	1	1	RESET	MAX6316M/MAX6318MH/MAX6319MH: Bidirectional, Active-Low, Reset Output. Intended to interface directly to microprocessors with bidirectional resets such as the Motorola 68HC11.	
					MAX6320P/MAX6321HP/MAX6322HP: Open-Drain, Active-Low, Reset Output. NMOS output (sinks current only). Connect a pullup resistor from RESET to any supply voltage up to 6V.	
_	1	3	3	RESET	Active-High, Reset Output. CMOS push/pull output (sources and sinks current). Inverse of RESET.	
2	2	2	2	GND	Ground	
3	3	_	4	MR	Active-Low, Manual Reset Input. Pull low to force a reset. Reset remains asserted for the duration of the Reset Timeout Period after MR transitions from low to high. Leave unconnected or connected to V _{CC} if not used.	
4	4	4	_	WDI	Watchdog Input. Triggers a reset if it remains either high or low for the duration of the watchdog timeouperiod. The internal watchdog timer clears whenever a reset asserts or whenever WDI sees a rising or falling edge. To disable the watchdog fea- ture, leave WDI unconnected or three-state the dri- ver connected to WDI.	
5	5	5	5	V _{CC}	Supply Voltage. Reset is asserted when V_{CC} drops below the Reset Threshold Voltage (V_{RST}). Reset remains asserted until V_{CC} rises above V_{RST} and for the duration of the Reset Timeout Period (t_{RP}) once V_{CC} rises above V_{RST} .	




Figure 1. Functional Diagram

Detailed Description

A microprocessor's (μ P) reset input starts or restarts the μ P in a known state. The reset output of the MAX6316–MAX6322 μ P supervisory circuits interfaces with the reset input of the μ P, preventing code-execution errors during power-up, power-down, and brownout conditions (see the *Typical Operating Circuit*). The MAX6316/MAX6317/MAX6318/MAX6320/MAX6321 are also capable of asserting a reset should the μ P become stuck in an infinite loop.

Reset Output

The MAX6316L/MAX6318LH/MAX6319LH feature an active-low reset output, while the MAX6317H MAX6318_H/MAX6319_H/MAX6321HP/MAX6322HP feature an active-high reset output. $\overline{\text{RESET}}$ is guaranteed to be a logic low and RESET is guaranteed to be a logic high for V_{CC} down to 1V.

The MAX6316–MAX6322 assert reset when V_{CC} is below the reset threshold (V_{RST}), when \overline{MR} is pulled low (MAX6316_/MAX6317H/MAX6319_H/MAX6320P/MAX6322HP only), or if the WDI pin is not serviced

within the watchdog timeout period (t_{WD}). Reset remains asserted for the specified reset active timeout period (t_{RP}) after V_{CC} rises above the reset threshold, after \overline{MR} transitions low to high, or after the watchdog timer asserts the reset (MAX6316_/MAX6317H/MAX6318_H/MAX6320P/MAX6321HP). After the reset active timeout period (t_{RP}) expires, the reset output deasserts, and the watchdog timer restarts from zero (Figure 2).




Figure 2. Reset Timing Diagram

Bidirectional RESET Output

The MAX6316M/MAX6318MH/MAX6319MH are designed to interface with μ Ps that have bidirectional reset pins, such as the Motorola 68HC11. Like an opendrain output, these devices allow the μ P or other devices to pull the bidirectional reset (RESET) low and assert a reset condition. However, unlike a standard open-drain output, it includes the commonly specified 4.7k Ω pullup resistor with a P-channel active pullup in parallel.

This configuration allows the MAX6316M/MAX6318MH/MAX6319MH to solve a problem associated with μPs that have bidirectional reset pins in systems where several devices connect to \overline{RESET} (Figure 3). These μPs can often determine if a reset was asserted by an external device (i.e., the supervisor IC) or by the μP itself (due to a watchdog fault, clock error, or other source), and then jump to a vector appropriate for the source of the reset. However, if the μP does assert reset, it does not retain the information, but must determine the cause after the reset has occurred.

The following procedure describes how this is done in the Motorola 68HC11. In all cases of reset, the μP pulls \overline{RESET} low for about four external-clock cycles. It then releases \overline{RESET} , waits for two external-clock cycles, then checks \overline{RESET} 's state. If \overline{RESET} is still low, the μP concludes that the source of the reset was external and, when \overline{RESET} eventually reaches the high state, it jumps to the normal reset vector. In this case, stored-state information

is erased and processing begins from scratch. If, on the other hand, RESET is high after a delay of two external-clock cycles, the processor knows that it caused the reset itself and can jump to a different vector and use stored-state information to determine what caused the reset.

A problem occurs with faster μPs ; two external-clock cycles are only 500ns at 4MHz. When there are several devices on the reset line, and only a passive pullup resistor is used, the input capacitance and stray capacitance can prevent \overline{RESET} from reaching the logic high state (0.85 x V_{CC}) in the time allowed. If this happens, all resets will be interpreted as external. The μP output stage is guaranteed to sink 1.6mA, so the rise time can not be reduced considerably by decreasing the 4.7k Ω internal pullup resistance. See Bidirectional Pullup Characteristics in the *Typical Operating Characteristics*.

The MAX6316M/MAX6318MH/MAX6319MH overcome this problem with an active pullup FET in parallel with the 4.7k Ω resistor (Figures 4 and 5). The pullup transistor holds $\overline{\text{RESET}}$ high until the μP reset I/O or the supervisory circuit itself forces the line low. Once $\overline{\text{RESET}}$ goes below V_{PTH}, a comparator sets the transition edge flipflop, indicating that the next transition for $\overline{\text{RESET}}$ will be low to high. When $\overline{\text{RESET}}$ is released, the 4.7k Ω resistor pulls $\overline{\text{RESET}}$ up toward V_{CC}. Once $\overline{\text{RESET}}$ rises above V_{PTH} but is below (0.85 x V_{CC}), the active P-channel pullup turns on. Once $\overline{\text{RESET}}$ rises above (0.85 x V_{CC}) or the 2 μ s one-shot times out, the active pullup turns off. The parallel combination of the 4.7k Ω pullup and the




Figure 3. MAX6316M/MAX6318MH/MAX6319MH Supports Additional Devices on the Reset Bus




Figure 4. MAX6316/MAX6318MH/MAX6319MH Bidirectional Reset Output Functional Diagram

P-channel transistor on-resistance quickly charges stray capacitance on the reset line, allowing \overline{RESET} to transition from low to high within the required two electronic-clock cycles, even with several devices on the reset line. This process occurs regardless of whether the reset was caused by V_{CC} dipping below the reset threshold, the watchdog timing out, \overline{MR} being asserted, or the μP or other device asserting $\overline{RESET}.$ The parts do not require an external pullup. To minimize supply current consumption, the internal $4.7k\Omega$ pullup resistor disconnects from the supply whenever the MAX6316M/MAX6318MH/ MAX6319MH assert reset.

Open-Drain RESET Output

The MAX6320P/MAX6321HP/MAX6322HP have an active-low, open-drain reset output. This output structure will sink current when RESET is asserted. Connect a pullup resistor from RESET to any supply voltage up to 6V (Figure 6). Select a resistor value large enough to regis-




Figure 5. Bidirectional RESET Timing Diagram




Figure 6. MAX6320P/MAX6321HP/MAX6322HP Open-Drain RESET Output Allows Use with Multiple Supplies

ter a logic low (see *Electrical Characteristics*), and small enough to register a logic high while supplying all input current and leakage paths connected to the \overline{RESET} line. A $10k\Omega$ pullup is sufficient in most applications.

Manual-Reset Input

The MAX6316_/MAX6317H/MAX6319_H/MAX6320P/ MAX6322HP feature a manual reset input. A logic low on $\overline{\text{MR}}$ asserts a reset. After $\overline{\text{MR}}$ transitions low to high, reset remains asserted for the duration of the reset timeout period (t_{RP}). The $\overline{\text{MR}}$ input is connected to V_{CC} through an internal $52k\Omega$ pullup resistor and therefore can be left unconnected when not in use. $\overline{\text{MR}}$ can be driven with TTL-logic levels in 5V systems, with CMOS-logic levels in 3V systems, or with open-drain or open-collector output devices. A normally-open momentary switch from $\overline{\text{MR}}$ to ground can also be used; it requires no external debouncing circuitry. $\overline{\text{MR}}$ is designed to reject fast, negative-going transients (typically 100ns pulses). A $0.1\mu\text{F}$ capacitor from $\overline{\text{MR}}$ to ground provides additional noise immunity.

The $\overline{\text{MR}}$ input pin is equipped with internal ESD-protection circuitry that may become forward biased. Should $\overline{\text{MR}}$ be driven by voltages higher than V_{CC} , excessive current would be drawn, which would damage the part. For example, assume that $\overline{\text{MR}}$ is driven by a +5V supply other than V_{CC} . If V_{CC} drops lower than +4.7V, $\overline{\text{MR}}$'s absolute maximum rating is violated [-0.3V to (V_{CC} + 0.3V)], and undesirable current flows through the ESD structure from $\overline{\text{MR}}$ to V_{CC} . To avoid this, use the same supply for $\overline{\text{MR}}$ as the supply monitored by V_{CC} . This guarantees that the voltage at $\overline{\text{MR}}$ will never exceed V_{CC} .

Watchdog Input

The MAX6316_/MAX6317H/MAX6318_H/MAX6320P/ MAX6321HP feature a watchdog circuit that monitors the μ P's activity. If the μ P does not toggle the watchdog input (WDI) within the watchdog timeout period (t_{WD}), reset asserts. The internal watchdog timer is cleared by reset or by a transition at WDI (which can detect pulses as short as 50ns). The watchdog timer remains cleared while reset is asserted. Once reset is released, the timer begins counting again (Figure 7).

The WDI input is designed for a three-stated output device with a $10\mu A$ maximum leakage current and the capability of driving a maximum capacitive load of 200pF. The three-state device must be able to source and sink at least $200\mu A$ when active. Disable the watchdog function by leaving WDI unconnected or by three-stating the driver connected to WDI. When the watchdog timer is left open circuited, the timer is cleared internally at intervals equal to 7/8 of the watchdog period.




Figure 7. Watchdog Timing Relationship

Applications Information

Watchdog Input Current

The WDI input is internally driven through a buffer and series resistor from the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog timeout period. When high, WDI can draw as much as 160µA. Pulsing WDI high at a low duty cycle will reduce the effect of the large input current. When WDI is left unconnected, the watchdog timer is serviced within the watchdog timeout period by a low-high-low pulse from the counter chain.

Negative-Going VCC Transients

These supervisors are immune to short-duration, negative-going V_{CC} transients (glitches), which usually do not require the entire system to shut down. Typically, 200ns large-amplitude pulses (from ground to V_{CC}) on the supply will not cause a reset. Lower amplitude pulses result in greater immunity. Typically, a V_{CC} transient that goes 100mV under the reset threshold and lasts less than 4µs will not trigger a reset. An optional $0.1\mu F$ bypass capacitor mounted close to V_{CC} provides additional transient immunity.

Ensuring Valid Reset Outputs Down to $V_{CC} = 0V$

The MAX6316_/MAX6317H/MAX6318_H/MAX6319_H/ MAX6321HP/MAX6322HP are guaranteed to operate properly down to V_{CC} = 1V. In applications that require valid reset levels down to V_{CC} = 0V, a pulldown resistor to active-low outputs (push/pull and bidirectional only, Figure 8) and a pullup resistor to active-high outputs (push/pull only, Figure 9) will ensure that the reset line is valid while the reset output can no longer sink or source current. This




Figure 8. Ensuring \overline{RESET} Valid to V_{CC} = 0V on Active-Low Push/Pull and Bidirectional Outputs




Figure 9. Ensuring RESET Valid to V_{CC} = 0V on Active-High Push/Pull Outputs

scheme does not work with the open-drain outputs of the MAX6320/MAX6321/MAX6322. The resistor value used is not critical, but it must be large enough not to load the reset output when V_{CC} is above the reset threshold. For most applications, $100 k\Omega$ is adequate.

Watchdog Software Considerations (MAX6316/MAX6317/MAX6318/MAX6320/MAX6321)

One way to help the watchdog timer monitor software execution more closely is to set and reset the watchdog input at different points in the program, rather than pulsing the watchdog input high-low-high or low-high-low. This technique avoids a stuck loop, in which the watchdog timer would continue to be reset inside the loop, keeping the watchdog from timing out.

MAX6316-MAX6322

5-Pin µP Supervisory Circuits with Watchdog and Manual Reset

Figure 10 shows an example of a flow diagram where the I/O driving the watchdog input is set high at the beginning of the program, set low at the end of every subroutine or loop, then set high again when the program returns to the beginning. If the program should hang in any subroutine, the problem would be quickly corrected, since the I/O is continually set low and the watchdog timer is allowed to time out, causing a reset or interrupt to be issued. As described in the *Watchdog Input Current* section, this scheme results in higher time average WDI current than does leaving WDI low for the majority of the timeout period and periodically pulsing it low-high-low.





Figure 10. Watchdog Flow Diagram

Pin Configurations



Typical Operating Circuit




Table 1. Factory-Trimmed Reset Thresholds

DART		T _A = +25°C		T _A = -40°C	to +125°C
PART	MIN	TYP	MAX	MIN	MAX
MAX6350T	4.925	5.000	5.075	4.875	5.125
MAX6349T	7.827	4.900	4.974	4.778	5.023
MAX6348T	4.728	4.800	4.872	4.680	4.920
MAX6347T	4.630	4.700	4.771	4.583	4.818
MAX6346T	4.561	4.630	4.699	4.514	4.746
MAX6345T	4.433	4.500	4.568	4.388	4.613
MAX6344T	4.314	4.390	4.446	4.270	4.490
MAX6343T	4.236	4.300	4.365	4.193	4.408
MAX6342T	4.137	4.200	4.263	4.095	4.305
MAX6341T	4.039	4.100	4.162	3.998	4.203
MAX6340T	3.940	4.000	4.060	3.900	4.100
MAX6339T	3.842	3.900	3.959	3.803	3.998
MAX6338T	3.743	3.800	3.857	3.705	3.895
MAX6337T	3.645	3.700	3.756	3.608	3.793
MAX6336T	3.546	3.600	3.654	3.510	3.690
MAX6335T	3.448	3.500	3.553	3.413	3.588
MAX6334T	3.349	3.400	3.451	3.315	3.485
MAX6333T	3.251	3.300	3.350	3.218	3.383
MAX6332T	3.152	3.200	3.248	3.120	3.280
MAX6331T	3.034	3.080	3.126	3.003	3.157
MAX6330T	2.955	3.000	3.045	2.925	3.075
MAX6329T	2.886	2.930	2.974	2.857	3.000
MAX6328T	2.758	2.800	2.842	2.730	2.870
MAX6327T	2.660	2.700	2.741	2.633	2.768
MAX6326T	2.591	2.630	2.669	2.564	2.696
MAX6325T	2.463	2.500	2.538	2.438	2.563

Table 2. Standard Versions

PART	RESET THRESHOLD (V)	MINIMUM RESET TIMEOUT (ms)	TYPICAL WATCHDOG TIMEOUTS (s)	SOT TOP MARK
MAX6316LUK29CY-T	2.93	140	1.6	ACDE
MAX6316LUK46CY-T	4.63	140	1.6	ACDD
MAX6316MUK29CY-T	2.93	140	1.6	ACDG
MAX6316MUK46CY-T	4.63	140	1.6	ACDF
MAX6317HUK46CY-T	4.63	140	1.6	ACDQ
MAX6318LHUK46CY-T	4.63	140	1.6	ACDH
MAX6318MHUK46CY-T	4.63	140	1.6	ACDJ
MAX6319LHUK46C-T	4.63	140	_	ACDK
MAX6319MHUK46C-T	4.63	140	_	ACDM

Table 2. Standard Versions (continued)

PART	RESET THRESHOLD (V)	MINIMUM RESET TIMEOUT (ms)	TYPICAL WATCHDOG TIMEOUTS (s)	SOT TOP MARK
MAX6320PUK29CY-T	2.93	140	1.6	ACDO
MAX6320PUK46CY-T	4.63	140	1.6	ACDN
MAX6321HPUK46CY-T	4.63	140	1.6	ACGL
MAX6322HPUK46C-T	4.63	140	1.6	ACGN

Note: Thirteen standard versions are available, with a required order increment of 2500 pieces. Sample stock is generally held on standard versions only. The required order increment for nonstandard versions is 10,000 pieces. Contact factory for availability.

Table 3. Reset/Watchdog Timeout Periods

RESET TIMEOUT PERIODS								
SUFFIX	SUFFIX MIN TYP MAX							
Α	1	1.6	2					
В	20	30	40	ms				
С	140	200	280					
D	1.12	1.60	2.24	S				
	WATO	CHDOG TIME	OUT					
W	4.3	6.3	9.3	ma				
Х	71	102	153	ms				
Υ	1.12	1.6	2.4					
Z	17.9	25.6	38.4	S				

Chip Information

SUBSTRATE IS INTERNALLY CONNECTED TO V+

Ordering Information

	TEMP RANGE	PIN-PACKAGE
T	-40°C to +125°C	5 SOT23
_/V+T	-40°C to +125°C	5 SOT23
T	-40°C to +125°C	5 SOT23
T	-40°C to +125°C	5 SOT23
T	-40°C to +125°C	5 SOT23
T	-40°C to +125°C	5 SOT23
T	-40°C to +125°C	5 SOT23
T	-40°C to +125°C	5 SOT23
T	-40°C to +125°C	5 SOT23
_/V+T	-40°C to +125°C	5 SOT23
T	-40°C to +125°C	5 SOT23
T	-40°C to +125°C	5 SOT23
	/V+T T T T T T T T 	T

Devices are available in both leaded and lead(Pb)-free packaging. Specify lead-free by replacing "-T" with "+T" when ordering. /V Denotes an automotive-qualified part.

Note: These devices are available with factory-set V_{CC} reset thresholds from 2.5V to 5V, in 0.1V increments. Insert the desired nominal reset threshold (25 to 50, from Table 1) into the blanks following the letters UK. All devices offer factory-programmed reset timeout periods. Insert the letter corresponding to the desired reset timeout period (A, B, C, or D from Table 3) into the blank following the reset threshold suffix. Parts that offer a watchdog feature (see Selector Guide) are factory-trimmed to one of four watchdog timeout periods. Insert the letter corresponding to the desired watchdog timeout period (W, X, Y, or Z from Table 3) into the blank following the reset timeout suffix.

MAX6316-MAX6322

5-Pin µP Supervisory Circuits with Watchdog and Manual Reset

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	1/98	Initial release.	_
1	4/98	Update to show MAX6319 as an existing part.	1, 2, 12
2	7/98	Update specifications, Selector Guide, and Table 2.	1, 12, 14
3	1/99	Include extended temperature range in <i>EC</i> table globals, Table 1, <i>Ordering Information</i> .	1, 2, 3, 12, 13, 14
4	11/99	Update available products and versions in Table 2 and Ordering Information.	1, 12, 14
5	9/02	Addition of RESET rise time specification to Electrical Characteristics table.	1, 2
6	12/05	Add lead-free option to Ordering Information.	1, 13, 14
7	11/07	Add automotive temperature to <i>Ordering Information</i> , <i>Electrical Characteristics</i> table, Table 1, and updated <i>Package Information</i> .	1, 2, 3, 12, 13, 14
8	8/09	Updated Ordering Information.	13
9	6/10	Added automotive part and soldering temperatures.	2, 13
10	10/11	Added automotive-qualified part ordering option for MAX6316 family	1
11	2/13	Changed /V-T suffix to /V+T in Ordering Information	1
12	4/15	Updated the General Description and Benefits and Features sections	1
13	5/17	Added AEC-Q100 qualification	1
13.1		Corrected typo	1
14	11/18	Updated Package Information	2

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

```
        MAX6320PUK29CY+T
        MAX6320PUK46CY+T
        MAX6316LUK25AY+T
        MAX6316LUK26CY+T
        MAX6316LUK26DY+T

        MAX6316LUK29AX+T
        MAX6316LUK29BX+T
        MAX6316LUK29BX/+T
        MAX6316LUK29BY+T
        MAX6316LUK29BY+T

        MAX6316LUK29CX+T
        MAX6316LUK29CY+T
        MAX6316LUK29DY+T
        MAX6316LUK45BX+T
        MAX6316LUK45CX+T

        MAX6316LUK45CY+T
        MAX6316LUK46BY+T
        MAX6316LUK46CX+T
        MAX6316LUK46CY+T
        MAX6316MUK46CY+T
        MAX6316MUK46CY+T
        MAX6318LHUK46CY+T
        MAX6318LHUK46CY+T
        MAX6318LHUK46AX+T

        MAX6318LHUK46BX+T
        MAX6318LHUK46CY+T
        MAX6318LHUK49BX+T
        MAX6318LHUK49BX+T
        MAX6318MHUK29CY+T

        MAX6319LHUK29B+T
        MAX6319LHUK31A+T
        MAX6319LHUK46C+T
        MAX6319MHUK46C+T
        MAX6320PUK29DY+T

        MAX6320PUK33BX+T
        MAX6322PUK45CY+T
        MAX6321HPUK25BZ+T
        MAX6321HPUK46CY+T
        MAX6302ESA+

        MAX6316LUK46CZ+T
        MAX6316LUK47CZ+T
        MAX6316LUK29CX+
        MAX6320PUK31BX/V+T
        MAX6322HPUK29A+T

        MAX6316LUK31BX/V+T
        MAX6302ESA+T
        MAX6316LUK31BX/V+T
        MAX6302ESA+T
        MAX6316LUK29CX+
```