# **TABLE OF CONTENTS**

Features	Digital Input/Output Configuration	14
Applications1	Serial Data Interface	15
Functional Block Diagram	Daisy-Chaining Operation	15
General Description	Advanced Control Modes	17
Revision History2	Using Additional Internal, Nonvolatile EEMEM	18
Specifications	Terminal Voltage Operating Range	18
Electrical Characteristics—10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ Versions 3	Detailed Potentiometer Operation	18
Interface Timing Characteristics5	Programming the Variable Resistor	19
Absolute Maximum Ratings7	Programming the Potentiometer Divider	20
Thermal Resistance7	Operation from Dual Supplies	20
ESD Caution7	Application Programming Examples	20
Pin Configuration and Function Descriptions8	Equipment Customer Start-up Sequence	
Typical Performance Characteristics	for a PCB Calibrated Unit with Protected Settings	21
Test Circuits	Flash/EEMEM Reliability	21
Theory of Operation	Evaluation Board	21
Scratch Pad and EEMEM Programming14	Outline Dimensions	22
Basic Operation14	Ordering Guide	22
EEMEM Protection14		
REVISION HISTORY		
11/13—Rev. B to Rev. C	Changes to Applications Section	
Changed t <sub>16</sub> from 25 ms (max) to 25 ms (typ); Table 2	Change to Wiper Resistance Parameter, Table 1	5
09/11—Rev. A to Rev. B	Changes to Figure 2 and Figure 3	
Change to Resistor Noise Voltage Parameter in Table 1 4	Added Figure 32	
10/09—Rev. 0 to Rev. A	Changes to Serial Data Interface Section	15
Updated FormatUniversal	Changes to Programming the Variable Resistor Section	
Changes to Data Sheet Title	Changes to Ordering Guide	22
Changes to Features Section	10/01—Revision 0: Initial Version	

## **SPECIFICATIONS**

## ELECTRICAL CHARACTERISTICS—10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ VERSIONS

 $V_{DD} = 3 \ V \pm 10\% \ or \ 5 \ V \pm 10\% \ and \ V_{SS} = 0 \ V, \ V_{A} = +V_{DD}, \ V_{B} = 0 \ V, \ -40^{\circ}C < T_{A} < +85^{\circ}C, \ unless \ otherwise \ noted.$ 

Table 1.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS,		Specifications apply to all VRs				
RHEOSTAT MODE						
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}$ , $V_A = NC$	-1	±1/2	+1	LSB
Resistor Nonlinearity <sup>2</sup>	R-INL	$R_{WB}$ , $V_A = NC$	-0.4		+0.4	% FS
Nominal Resistor Tolerance	$\Delta R_{AB}$		-40		+20	%
Resistance Temperature Coefficient	$\Delta R_{AB}/\Delta T$			600		ppm/°C
Wiper Resistance	Rw	$I_W = 100 \mu A$ , $V_{DD} = 5.5 V$ , $code = 0x1E$		50	100	Ω
		$I_W = 100 \mu A$ , $V_{DD} = 3 V$ , $code = 0x1E$		200		Ω
POTENTIOMETER DIVIDER MODES						
Resolution	N		8			Bits
Differential Nonlinearity <sup>3</sup>	DNL		-1	±1/2	+1	LSB
Integral Nonlinearity <sup>3</sup>	INL		-0.4		+0.4	% FS
Voltage Divider Temperature Coefficient	$\Delta V_W/\Delta T$	Code = half scale		15		ppm/°C
Full-Scale Error	$V_{WFSE}$	Code = full scale	-3		0	% FS
Zero-Scale Error	$V_{\text{WZSE}}$	Code = zero scale	0		3	% FS
RESISTOR TERMINALS						
Terminal Voltage Range⁴	$V_A$ , $V_B$ , $V_W$		$V_{SS}$		$V_{DD}$	V
Capacitance Ax, Bx⁵	C <sub>A</sub> , C <sub>B</sub>	f = 1 MHz, measured to GND, code = half-scale		45		рF
Capacitance Wx <sup>5</sup>	Cw	f = 1 MHz, measured to GND, code = half scale		60		рF
Common-Mode Leakage Current <sup>5, 6</sup>	I <sub>CM</sub>	$V_W = V_{DD}/2$		0.01	1	μΑ
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	$V_{IH}$	With respect to GND, $V_{DD} = 5 \text{ V}$	2.4			V
Input Logic Low	V <sub>IL</sub>	With respect to GND, $V_{DD} = 5 \text{ V}$			0.8	V
Input Logic High	V <sub>IH</sub>	With respect to GND, V <sub>DD</sub> = 3 V	2.1			V
Input Logic Low	V <sub>IL</sub>	With respect to GND, $V_{DD} = 3 \text{ V}$			0.6	V
Input Logic High	V <sub>IH</sub>	With respect to GND, $V_{DD} = +2.5 \text{ V}$ , $V_{SS} = -2.5 \text{ V}$	2.0			V
Input Logic Low	V <sub>IL</sub>	With respect to GND, $V_{DD} = +2.5 \text{ V}$ , $V_{SS} = -2.5 \text{ V}$		0.5		V
Output Logic High (SDO and RDY)	V <sub>OH</sub>	$R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to 5 V}$	4.9			V
Output Logic Low	VoL	$I_{OL} = 1.6 \text{ mA}, V_{LOGIC} = 5 \text{ V}$			0.4	V
Input Current	$I_{IL}$	$V_{IN} = 0 V \text{ or } V_{DD}$			±2.5	μΑ
Input Capacitance <sup>5</sup>	C <sub>IL</sub>			4		рF
POWER SUPPLIES						
Single-Supply Power Range	$V_{DD}$	$V_{SS} = 0 V$	2.7		5.5	V
Dual-Supply Power Range	$V_{DD}/V_{SS}$		±2.25		±2.75	V
Positive Supply Current	$I_{DD}$	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		3.5	10	μΑ
Programming Mode Current	I <sub>DD(PG)</sub>	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		35		mA
Read Mode Current <sup>7</sup>	I <sub>DD(XFR)</sub>	$V_{IH} = V_{DD}$ or $V_{IL} = GND$	0.9	3	9	mA
Negative Supply Current	Iss	$V_{IH} = V_{DD}$ or $V_{IL} = GND$ ,				
		$V_{DD} = +2.5 \text{ V}, V_{SS} = -2.5 \text{ V}$		3.5	10	μΑ
Power Dissipation <sup>8</sup>	P <sub>DISS</sub>	$V_{IH} = V_{DD}$ or $V_{IL} = GND$		0.018	0.05	mW
Power Supply Sensitivity⁵	PSS	$\Delta V_{DD} = 5 V \pm 10\%$		0.002	0.01	%/%

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DYNAMIC CHARACTERISTICS <sup>5, 9</sup>						
Bandwidth		$-3$ dB, BW_10k $\Omega$ , R = 10 k $\Omega$		500		kHz
<b>Total Harmonic Distortion</b>	$THD_w$	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}, R_{AB} = 10 \text{ k}\Omega$		0.022		%
		$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}, R_{AB} = 50 \text{ k}\Omega, 100 \text{ k}\Omega$		0.045		%
V <sub>w</sub> Settling Time	ts	$V_{DD} = 5 \text{ V}, V_{SS} = 0 \text{ V}, V_A = V_{DD}, V_B = 0 \text{ V},$		0.65/3/6		μs
		$V_W = 0.50\%$ error band, Code 0x00 to Code 0x80				
		for $R_{AB} = 10 \text{ k}\Omega/50 \text{ k}\Omega/100 \text{ k}\Omega$				
Resistor Noise Voltage	e <sub>N_WB</sub>	$R_{WB} = 5 \text{ k}\Omega$ , $f = 1 \text{ kHz}$		9		nV/√Hz
Crosstalk (Cw1/Cw2)	C <sub>T</sub>	$V_A = V_{DD}$ , $V_B = 0$ V, measure $V_W$ with		-5		nV-sec
		adjacent VR making full-scale code change				
Analog Crosstalk (Cw1/Cw2)	C <sub>TA</sub>	$V_{A1} = V_{DD}$ , $V_{B1} = 0$ V, measure $V_{W1}$ with $V_{W2} =$		-70		dB
		$5 \text{ V p-p } @ \text{ f} = 10 \text{ kHz; } \text{Code}_1 = 0 \times 80; \text{Code}_2 = 0 \times \text{FF}$				
FLASH/EE MEMORY RELIABILITY						
Endurance <sup>10</sup>			100			kCycles
Data Retention <sup>11</sup>				100		Years

<sup>&</sup>lt;sup>1</sup> Typical parameters represent average readings at 25°C and  $V_{DD} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>2</sup> Resistor position nonlinearity (R-INL) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.  $I_W \sim 50 \mu A$  @  $V_{DD} = 2.7 \text{ V}$  and  $I_W \sim 400 \mu A$  @  $V_{DD} = 5 \text{ V}$  for the  $R_{AB} = 10 k\Omega$  version,  $I_W \sim 50 \mu A$  for the  $R_{AB} = 50 k\Omega$  version, and  $I_W \sim 25 \mu A$  for the  $R_{AB} = 100 k\Omega$  version (see Figure 22).

<sup>&</sup>lt;sup>3</sup> INL and DNL are measured at  $V_W$  with the RDACx configured as a potentiometer divider similar to a voltage output digital-to-analog converter.  $V_A = V_{DD}$  and  $V_B = V_{SS}$ . DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions (see Figure 23).

<sup>&</sup>lt;sup>4</sup> The A, B, and W resistor terminals have no limitations on polarity with respect to each other. Dual supply operation enables ground-referenced bipolar signal adjustment.

<sup>&</sup>lt;sup>5</sup> Guaranteed by design; not subject to production test.

<sup>6</sup> Common-mode leakage current is a measure of the dc leakage from any A, B, or W terminal to a common-mode bias level of V<sub>DD</sub>/2.

<sup>&</sup>lt;sup>7</sup> Transfer (XFR) mode current is not continuous. Current is consumed while the EEMEMx locations are read and transferred to the RDACx register (see Figure 13).

<sup>&</sup>lt;sup>8</sup> P<sub>DISS</sub> is calculated from  $(I_{DD} \times V_{DD}) + (I_{SS} \times V_{SS})$ .

 $<sup>^{9}</sup>$  All dynamic characteristics use  $V_{DD}$  = +2.5 V and  $V_{SS}$  = -2.5 V, unless otherwise noted.

<sup>10</sup> Endurance is qualified to 100,000 cycles per JEDEC Std. 22, Method A117 and measured at -40°C, +25°C, and +85°C. Typical endurance at +25°C is 700,000 cycles.

<sup>11</sup> The retention lifetime equivalent at junction temperature (T<sub>i</sub>) = 55°C, as per JEDEC Std. 22, Method A117. Retention lifetime, based on an activation energy of 0.6 eV, derates with junction temperature as shown in Figure 44 in the Flash/EEMEM Reliability section. The AD5232 contains 9,646 transistors. Die size = 69 mil × 115 mil, 7,993 sq. mil.

## INTERFACE TIMING CHARACTERISTICS

All input control voltages are specified with  $t_R = t_F = 2.5$  ns (10% to 90% of 3 V) and are timed from a voltage level of 1.5 V. Switching characteristics are measured using both  $V_{DD} = 3$  V and  $V_{DD} = 5$  V.

Table 2.

Parameter <sup>1, 2</sup>	Symbol	Conditions	Min	Typ <sup>3</sup>	Max	Unit
Clock Cycle Time (t <sub>CYC</sub> )	t <sub>1</sub>		20			ns
CS Setup Time	t <sub>2</sub>		10			ns
CLK Shutdown Time to CS Rise	t <sub>3</sub>		1			t <sub>CYC</sub>
Input Clock Pulse Width	t4, t5	Clock level high or low	10			ns
Data Setup Time	t <sub>6</sub>	From positive CLK transition	5			ns
Data Hold Time	t <sub>7</sub>	From positive CLK transition	5			ns
CS to SDO-SPI Line Acquire	t <sub>8</sub>				40	ns
CS to SDO-SPI Line Release	t <sub>9</sub>				50	ns
CLK to SDO Propagation Delay⁴	t <sub>10</sub>	$R_P = 2.2 \text{ k}\Omega, C_L < 20 \text{ pF}$			50	ns
CLK to SDO Data Hold Time	t <sub>11</sub>	$R_P = 2.2 \text{ k}\Omega, C_L < 20 \text{ pF}$	0			ns
CS High Pulse Width⁵	t <sub>12</sub>		10			ns
CS High to CS High⁵	t <sub>13</sub>		4			t <sub>CYC</sub>
RDY Rise to CS Fall	t <sub>14</sub>		0			ns
CS Rise to RDY Fall Time	t <sub>15</sub>			0.15	0.3	ms
Store/Read EEMEM Time <sup>6</sup>	t <sub>16</sub>	Applies to Command Instruction 2, Command Instruction 3, and Command Instruction 9		25		ms
CS Rise to Clock Rise/Fall Setup	t <sub>17</sub>		10			ns
Preset Pulse Width (Asynchronous)	t <sub>PRW</sub>	Not shown in timing diagram	50			ns
Preset Response Time to RDY High	<b>t</b> PRESP	PR pulsed low to refresh wiper positions		70		μs

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

<sup>&</sup>lt;sup>2</sup> See the Timing Diagrams section for the location of measured values.


 $<sup>^3</sup>$  Typicals represent average readings at 25°C and  $V_{DD} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>4</sup> Propagation delay depends on the value of V<sub>DD</sub>, R<sub>PULL-UP</sub>, and C<sub>L</sub>.

<sup>&</sup>lt;sup>5</sup> Valid for commands that do not activate the RDY pin.

<sup>&</sup>lt;sup>6</sup> RDY pin low only for Command Instruction 2, Command Instruction 3, Command Instruction 8, Command Instruction 9, Command Instruction 10, and the  $\overline{PR}$  hardware pulse: CMD\_8 ~ 1 ms, CMD\_9 = CMD\_10 ~ 0.12 ms, and CMD\_2 = CMD\_3 ~ 20 ms. Device operation at T<sub>A</sub> =  $-40^{\circ}$ C and V<sub>DD</sub> < 3 V extends the save time to 35 ms.

#### **Timing Diagrams**




NOTES

1. B24 IS AN EXTRA BIT THAT IS NOT DEFINED, BUT IT IS USUALLY THE LSB OF THE CHARACTER THAT WAS PREVIOUSLY TRANSMITTED.

2. THE CPOL = 1 MICROCONTROLLER COMMAND ALIGNS THE INCOMING DATA TO THE POSITIVE EDGE OF THE CLOCK.

Figure 2. CPHA = 1



NOTES
1. THIS EXTRA BIT IS NOT DEFINED, BUT IT IS USUALLY THE MSB OF THE CHARACTER THAT WAS JUST RECEIVED.

2. THE CPOL = 0 MICROCONTROLLER COMMAND ALIGNS THE INCOMING DATA TO THE POSITIVE EDGE OF THE CLOCK.

Figure 3. CPHA = 0

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Tuble 3:	
Parameter	Rating
V <sub>DD</sub> to GND	−0.3 V, +7 V
V <sub>SS</sub> to GND	+0.3 V, -7 V
$V_{DD}$ to $V_{SS}$	7 V
$V_A$ , $V_B$ , $V_W$ to GND	$V_{SS} - 0.3  V, V_{DD} + 0.3  V$
$A_X - B_X$ , $A_X - W_X$ , $B_X - W_X$	
Intermittent <sup>1</sup>	±20 mA
Continuous	±2 mA
Digital Inputs and Output Voltage to GND	$-0.3 \text{ V, V}_{DD} + 0.3 \text{ V}$
Operating Temperature Range <sup>2</sup>	-40°C to +85°C
Maximum Junction Temperature (T <sub>J</sub> max)	150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Package Power Dissipation	$(T_J max - T_A)/\theta_{JA}$

<sup>&</sup>lt;sup>1</sup> Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

**Table 4. Thermal Resistance** 

Package Type	θ <sub>JA</sub>	<b>Ө</b> лс	Unit
16-Lead TSSOP (RU-16)	150	28	°C/W

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> Includes programming of nonvolatile memory.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

**Table 5. Pin Function Descriptions** 

	Total and	Discriptions
Pin		
No.	Mnemonic	Description
1	CLK	Serial Input Register Clock. Shifts in one bit at a time on positive clock edges.
2	SDI	Serial Data Input. The MSB is loaded first.
3	SDO	Serial Data Output. This open-drain output requires an external pull-up resistor. Command Instruction 9 and Command Instruction 10 activate the SDO output (see Table 8). Other commands shift out the previously loaded SDI bit pattern delayed by 16 clock pulses, allowing daisy-chain operation of multiple packages.
4	GND	Ground, Logic Ground Reference.
5	V <sub>SS</sub>	Negative Power Supply. Connect to 0 V for single-supply applications.
6	A1	Terminal A of RDAC1.
7	W1	Wiper Terminal W of RDAC1, ADDR (RDAC1) = 0x0.
8	B1	Terminal B of RDAC1.
9	B2	Terminal B of RDAC2.
10	W2	Wiper Terminal W of RDAC2, ADDR (RDAC2) = $0x1$ .
11	A2	Terminal A of RDAC2.
12	$V_{DD}$	Positive Power Supply.
13	WP	Write Protect. When active low, $\overline{\text{WP}}$ prevents any changes to the present register contents, except $\overline{\text{PR}}$ , Command Instruction 1, and Command Instruction 8, which refresh the RDACx register from EEMEM. Execute an NOP instruction (Command Instruction 0) before returning $\overline{\text{WP}}$ to logic high.
14	PR	Hardware Override Preset. Refreshes the scratch pad register with current contents of the EEMEMx register. Factory default loads Midscale 0x80 until EEMEMx is loaded with a new value by the user ( $\overline{PR}$ is activated at the logic high transition).
15	CS	Serial Register Chip Select, Active Low. Serial register operation takes place when CS returns to logic high.
16	RDY	Ready. This active-high, open-drain output requires a pull-up resistor. Identifies completion of Command Instruction 2, Command Instruction 3, Command Instruction 8, Command Instruction 9, Command Instruction 10, and PR.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. INL vs. Code;  $T_A = -40$ °C, +25°C, +85°C Overlay




Figure 6. DNL vs. Code;  $T_A = -40^{\circ}\text{C}$ ,  $+25^{\circ}\text{C}$ ,  $+85^{\circ}\text{C}$  Overlay




Figure 7. R-DNL vs. Code;  $R_{AB} = 10 \text{ k}\Omega$ , 50 k $\Omega$ , 100 k $\Omega$  Overlay




Figure 8.  $\Delta R_{WB}/\Delta T$  vs. Code;  $R_{AB} = 10 \text{ k}\Omega$ ,  $V_{DD} = 5 \text{ V}$ 




Figure 9.  $\Delta V_{WB}/\Delta T$  vs. Code;  $R_{AB} = 10 \text{ k}\Omega$ ,  $V_{DD} = 5 \text{ V}$ 




Figure 10. I<sub>CM</sub> vs. Temperature (See Figure 30)




Figure 11. I<sub>DD</sub> vs. Temperature




Figure 12. IDD vs. Time (Save) Program Mode




Figure 13. IDD vs. Time Read Mode




Figure 14. –3 dB Bandwidth vs. Resistance




Figure 15. Total Harmonic Distortion + Noise vs. Frequency




Figure 16. Wiper On Resistance vs. Code




Figure 17. Gain vs. Frequency vs. Code,  $R_{AB} = 10 \text{ k}\Omega$ 




Figure 18. Gain vs. Frequency vs. Code,  $R_{AB} = 50 \text{ k}\Omega$ 




Figure 19. Gain vs. Frequency vs. Code,  $R_{AB} = 100 \, k\Omega$ 




Figure 20. PSRR vs. Frequency




Figure 21. Analog Crosstalk vs. Frequency (See Figure 31)

# **TEST CIRCUITS**

Figure 22 to Figure 32 define the test conditions that are used in the Specifications section.




Figure 22. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 23. Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 24. Wiper Resistance




Figure 25. Power Supply Sensitivity (PSS, PSRR)




Figure 26. Inverting Gain




Figure 27. Noninverting Gain




Figure 28. Gain vs. Frequency




Figure 29. Incremental On Resistance




Figure 30. Common-Mode Leakage Current





Figure 31. Analog Crosstalk



NOTES 1. THE DIODE BRIDGE TEST CIRCUIT IS EQUIVALENT TO THE APPLICATION CIRCUIT WITH RPULL-UP OF 2.2k $\Omega$ .

Figure 32. Load Circuit for Measuring  $V_{\text{OH}}$  and  $V_{\text{OL}}$ 

### THEORY OF OPERATION

The AD5232 digital potentiometer is designed to operate as a true variable resistor replacement device for analog signals that remain within the terminal voltage range of  $V_{\text{SS}} < V_{\text{TERM}} < V_{\rm DD}.$ 

The basic voltage range is limited to a  $|V_{\rm DD}-V_{\rm SS}| < 5.5$  V. The digital potentiometer wiper position is determined by the RDACx register contents. The RDACx register acts as a scratch pad register, allowing as many value changes as necessary to place the potentiometer wiper in the correct position. The scratch pad register can be programmed with any position value using the standard SPI serial interface mode by loading the complete representative data-word. When a desirable position is found, this value can be saved into a corresponding EEMEMx register. Thereafter, the wiper position is always set at that position for any future on-off-on power supply sequence. The EEMEM save process takes approximately 25 ms. During this time, the shift register is locked, preventing any changes from taking place. The RDY pin indicates the completion of this EEMEM save.

#### **SCRATCH PAD AND EEMEM PROGRAMMING**

The scratch pad register (RDACx register) directly controls the position of the digital potentiometer wiper. When the scratch pad register is loaded with all 0s, the wiper is connected to Terminal B of the variable resistor. When the scratch pad register is loaded with midscale code (1/2 of full-scale position), the wiper is connected to the middle of the variable resistor. When the scratch pad is loaded with full-scale code, which is all 1s, the wiper connects to Terminal A. Because the scratch pad register is a standard logic register, there is no restriction on the number of changes allowed. The EEMEMx registers have a program erase/write cycle limitation that is described in the Flash/EEMEM Reliability section.

#### **BASIC OPERATION**

The basic mode of setting the variable resistor wiper position (by programming the scratch pad register) is accomplished by loading the serial data input register with Command Instruction 11, which includes the desired wiper position data. When the desired wiper position is found, the user loads the serial data input register with Command Instruction 2, which copies the desired wiper position data into the corresponding nonvolatile EEMEMx register. After 25 ms, the wiper position is permanently stored in the corresponding nonvolatile EEMEM location. Table 6 provides an application programming example listing the sequence of serial data input (SDI) words and the corresponding serial data output appearing at the serial data output (SDO) pin in hexadecimal format.

At system power-on, the scratch pad register is refreshed with the last value saved in the EEMEMx register. The factory preset EEMEM value is midscale. The scratch pad (wiper) register can be refreshed with the current contents of the nonvolatile EEMEMx register under hardware control by pulsing the  $\overline{PR}$  pin.

The application programming example shown in Table 6 lists two digital potentiometers set to independent data values. The wiper positions are then saved in the corresponding nonvolatile EEMEMx registers.

**Table 6. Application Programming Example** 

Table 0.	Table 6. Application I regramming Example							
SDI	SDO	Action						
0xB040	0xXXXX <sup>1</sup>	Loads 0x40 data into the RDAC1 register; Wiper W1 moves to 1/4 full-scale position.						
0x20XX <sup>1</sup>	0xB040	Saves a copy of the RDAC1 register contents into the corresponding EEMEM1 register.						
0xB180	0x20XX <sup>1</sup>	Loads 0x80 data into the RDAC2 register; Wiper W2 moves to 1/2 full-scale position.						
0x21XX <sup>1</sup>	0xB180	Saves a copy of the RDAC2 register contents into the corresponding EEMEM2 register.						

 $<sup>^{1}</sup>$  X = don't care.

Note that the  $\overline{PR}$  pulse first sets the wiper at midscale when it is brought to Logic 0. Then, on the positive transition to logic high, it reloads the DAC wiper register with the contents of EEMEMx. Many additional advanced programming commands are available to simplify the variable resistor adjustment process.

For example, the wiper position can be changed, one step at a time, by using the software controlled increment/decrement command instructions. The wiper position can be also be changed, 6 dB at a time, by using the shift left/right command instructions. After an increment, decrement, or shift command instruction is loaded into the shift register, subsequent  $\overline{\text{CS}}$  strobes repeat this command instruction. This is useful for push-button control applications (see the Advanced Control Modes section). The SDO pin is available for daisy chaining and for readout of the internal register contents. The serial input data register uses a 16-bit instruction/address/data-word.

#### **EEMEM PROTECTION**

The write protect  $(\overline{WP})$  pin disables any changes of the scratch pad register contents, regardless of the software commands, except that the EEMEM setting can be refreshed using Instruction Command 8 and  $\overline{PR}$ . Therefore, the  $\overline{WP}$  pin provides a hardware EEMEM protection feature. Execute an NOP command (Command Instruction 0) before returning  $\overline{WP}$  to logic high.

#### DIGITAL INPUT/OUTPUT CONFIGURATION

All digital inputs are ESD protected, high input impedance that can be driven directly from most digital sources. The  $\overline{PR}$  and  $\overline{WP}$  pins, which are active at logic low, must be biased to  $V_{DD}$  if they are not being used. No internal pull-up resistors are present on any digital input pins.

The SDO and RDY pins are open-drain, digital outputs when pull-up resistors are needed, but only if these functions are in use. A resistor value in the range of 1 k $\Omega$  to 10 k $\Omega$  optimizes the power and switching speed trade-off.

#### **SERIAL DATA INTERFACE**

The AD5232 contains a 4-wire SPI-compatible digital interface (SDI, SDO,  $\overline{CS}$ , and CLK) and uses a 16-bit serial data-word that is loaded MSB first. The format of the SPI-compatible word is shown in Table 7. The chip select ( $\overline{CS}$ ) pin must be held low until the complete data-word is loaded into the SDI pin. When  $\overline{CS}$  returns high, the serial data-word is decoded according to the instructions in Table 8. The command bits (Cx) control the operation of the digital potentiometer. The address bits (Ax) determine which register is activated. The data bits (Dx) are the values that are loaded into the decoded register. Table 9 provides an address map of the EEMEM locations. The last command instruction executed prior to a period of no programming activity should be the no operation (NOP) command instruction (Command Instruction 0). This instruction places the internal logic circuitry in a minimum power dissipation state.




Figure 33. Equivalent Digital Input/Output Logic

The AD5232 has an internal counter that counts a multiple of 16 bits (per frame) for proper operation. For example, the AD5232 works with a 16-bit or 32-bit word, but it cannot work properly with a 15-bit or 17-bit word. To prevent data from mislocking (due to noise, for example), the counter resets if the count is not a multiple of 4 when  $\overline{\text{CS}}$  goes high, but the data remains in the register if the count is a multiple of 4. In addition, the AD5232 has a subtle feature whereby, if  $\overline{\text{CS}}$  is pulsed without CLK and SDI, the part repeats the previous command (except during powerup). As a result, care must be taken to ensure that no excessive noise exists in the CLK or  $\overline{\text{CS}}$  line that may alter the effective number of bits pattern.

The equivalent serial data input and output logic is shown in Figure 33. The open-drain SDO is disabled whenever  $\overline{\text{CS}}$  is logic high. The SPI interface can be used in two slave modes: CPHA = 1, CPOL = 1; and CPHA = 0, CPOL = 0. CPHA and CPOL refer to the control bits that dictate SPI timing in the following microprocessors and MicroConverter\* devices: the ADuC812 and the ADuC824, the M68HC11, and the MC68HC16R1/916R1. ESD protection of the digital inputs is shown in Figure 34 and Figure 35.




Figure 34. Equivalent ESD Digital Input Protection




Figure 35. Equivalent WP Input Protection

#### **DAISY-CHAINING OPERATION**

The SDO pin serves two purposes: it can be used to read back the contents of the wiper setting and the EEMEM using Command Instruction 9 and Command Instruction 10 (see Table 8), or it can be used for daisy-chaining multiple devices. The remaining command instructions are valid for daisy-chaining multiple devices in simultaneous operations. Daisy chaining minimizes the number of port pins required from the controlling IC (see Figure 36). The SDO pin contains an open-drain N-channel FET that requires a pull-up resistor if this function is used. As shown in Figure 36, users must tie the SDO pin of one package to the SDI pin of the next package. Users may need to increase the clock period because the pull-up resistor and the capacitive loading at the SDO-to-SDI interface may require additional time delay between subsequent packages. If two AD5232s are daisy-chained, 32 bits of data are required. The first 16 bits go to U2, and the second 16 bits with the same format go to U1. The 16 bits are formatted to contain the 4-bit instruction, followed by the 4-bit address, followed by the eight bits of data. The CS pin should be kept low until all 32 bits are locked into their respective serial registers. The  $\overline{\text{CS}}$  pin is then pulled high to complete the operation.




Figure 36. Daisy-Chain Configuration Using the SDO

Command bits are identified as Cx, address bits are Ax, and data bits are Dx. The command instruction codes are defined in Table 8. The SDO output shifts out the last eight bits of data clocked into the serial register for daisy-chain operation, with the following exception: after Command Instruction 9 or Command Instruction 10, the selected internal register data is present in Data Byte 0. The command instructions following Command Instruction 9 and Command Instruction 10 must be full 16-bit

data-words to completely clock out the contents of the serial register. The RDACx register is a volatile scratch pad register that is refreshed at power-on from the corresponding nonvolatile EEMEMx register. The increment, decrement, and shift command instructions ignore the contents of Data Byte 0 in the shift register. Execution of the operation noted in Table 8 occurs when the  $\overline{\text{CS}}$  strobe returns to logic high. Execution of an NOP instruction minimizes power dissipation.

Table 7. 16-Bit Serial Data Word

**LSB MSB B15 B14 B13 B12 B11 B10** В9 В8 В7 В6 **B5** В4 В3 **B2** В1 **B0** C3 C2 C1 А3 A2 A1 Α0 D7 D6 D4 D3 D2 D1 C0 D5 D0

Table 8. Instruction/Operation Truth Table

Comm.	Instruction Byte 1			Data Byte 0													
Inst.	B15							B8	B7							B0	
No.	С3	C2	C1	C0	А3	A2	<b>A</b> 1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Operation
0	0	0	0	0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	No operation (NOP). Do nothing.
1	0	0	0	1	0	0	0	A0	X	X	Х	Х	Х	Х	Х	X	Write contents of EEMEM (A0) to the RDAC (A0) register. This com- mand leaves the device in the read program power state. To return the part to the idle state, perform Command Instruction 0 (NOP).
2	0	0	1	0	0	0	0	A0	X	Х	Х	Х	Х	Х	Х	Χ	Save wiper setting. Write contents of RDAC (ADDR) to EEMEM (A0).
3	0	0	1	1		AD	DDR		D7	D6	D5	D4	D3	D2	D1	D0	Write contents of Serial Register Data Byte 0 to EEMEM (ADDR).
4	0	1	0	0	0	0	0	A0	Х	Х	Χ	Χ	Χ	Χ	Х	Χ	Decrement 6 dB right shift contents of RDAC (A0). Stops at all 0s.
5	0	1	0	1	Х	Х	Х	Х	Х	Χ	Χ	X	Χ	Χ	Χ	Х	Decrement all 6 dB right shift contents of all RDAC registers. Stops at all 0s.
6	0	1	1	0	0	0	0	A0	Х	Χ	Χ	Χ	Χ	Χ	Х	Χ	Decrement contents of RDAC (A0) by 1. Stops at all 0s.
7	0	1	1	1	Χ	Χ	Х	Х	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	Decrement contents of all RDAC registers by 1. Stops at all 0s.
8	1	0	0	0	0	0	0	0	Х	Χ	Χ	Х	Χ	Χ	Χ	Х	Reset. Load all RDACs with their corresponding, previously saved EEMEM values.
9	1	0	0	1		AC	DDR		Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	Write contents of EEMEM(ADDR) to Serial Register Data Byte 0.
10	1	0	1	0	0	0	0	A0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Write contents of RDAC (A0) to Serial Register Data Byte 0.
11	1	0	1	1	0	0	0	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of Serial Register Data Byte 0 to RDAC (A0).
12	1	1	0	0	0	0	0	A0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Increment 6 dB left shift contents of RDAC (A0). Stops at all 1s.
13	1	1	0	1	X	X	Х	Х	Х	Χ	Χ	X	Χ	Χ	Χ	Χ	Increment all 6 dB left shift contents of all RDAC registers. Stops at all 1s.
14	1	1	1	0	0	0	0	A0	Х	Х	Χ	Χ	Χ	Χ	Χ	Χ	Increment contents of RDAC (A0) by 1. Stops at all 1s.
15	1	1	1	1	Х	Х	Χ	Х	Х	X	Х	Х	Х	Х	X	Х	Increment contents of all RDAC registers by 1. Stops at all 1s.

#### **ADVANCED CONTROL MODES**

The AD5232 digital potentiometer contains a set of user programming features to address the wide variety of applications available to these universal adjustment devices. Key programming features include the following:

- Independently programmable read and write to all registers
- Simultaneous refresh of all RDAC wiper registers from corresponding internal EEMEM registers
- Increment and decrement command instructions for each RDAC wiper register
- Left and right bit shift of all RDAC wiper registers to achieve 6 dB level changes
- Nonvolatile storage of the present scratch pad RDACx register values into the corresponding EEMEMx register
- Fourteen extra bytes of user-addressable, electrical erasable memory

#### **Increment and Decrement Commands**

The increment and decrement command instructions (Command Instruction 14, Command Instruction 15, Command Instruction 6, and Command Instruction 7) are useful for the basic servo adjustment application. These commands simplify microcontroller software coding by eliminating the need to perform a readback of the current wiper position and then add a 1 to the register contents using the microcontroller adder. The microcontroller sends an increment command instruction (Command Instruction 14) to the digital potentiometer, which automatically moves the wiper to the next resistance segment position. The master increment command instruction (Command Instruction 15) moves all potentiometer wipers by one position from their present position to the next resistor segment position. The direction of movement is referenced to Terminal B. Thus, each Command Instruction 15 moves the wiper tap position farther from Terminal B.

#### Logarithmic Taper Mode Adjustment

Programming instructions allow decrement and increment wiper position control by an individual potentiometer or in a ganged potentiometer arrangement, where both wiper positions are changed at the same time. These settings are activated by the 6 dB decrement and 6 dB increment command instructions (Command Instruction 4 and Command Instruction 5, and Command Instruction 12 and Command Instruction 13, respectively). For example, starting with the wiper connected to Terminal B, executing nine increment instructions (Command Instruction 12) moves the wiper in 6 dB steps from the 0% of the  $R_{BA}$  (Terminal B) position to the 100% of the  $R_{BA}$  position of the AD5232 8-bit potentiometer. The 6 dB increment instruction doubles the value of the RDACx register contents each time the command is executed. When the wiper position is greater than midscale, the last 6 dB increment command instruction causes the wiper to go to the full-scale 255 code position. Any additional 6 dB instruction does not change the wiper position from full scale (RDACx register code = 255).

Figure 37 illustrates the operation of the 6 dB shifting function on the individual RDACx register data bits for the 8-bit AD5232 example. Each line going down the table represents a successive shift operation. Note that the Left Shift 12 and Left Shift 13 command instructions were modified so that if the data in the RDACx register is equal to 0 and is left shifted, it is then set to Code 1.

In addition, the left shift commands were modified so that if the data in the RDAC register is greater than or equal to midscale and is left shifted, the data is then set to full scale. This makes the left shift function as close to ideally logarithmic as possible.

The Right Shift 4 and Right Shift 5 command instructions are ideal only if the LSB is 0 (that is, ideal logarithmic, with no error). If the LSB is a 1, the right shift function generates a linear half-LSB error that translates to a code-dependent logarithmic error for odd codes only, as shown in Figure 38. The plot shows the errors of the odd codes.




Figure 37. Detail Left and Right Shift Function

Actual conformance to a logarithmic curve between the data contents in the RDACx register and the wiper position for each Right Shift 4 and Right Shift 5 command execution contains an error only for the odd codes. The even codes are ideal, with the exception of zero right shift or greater than half-scale left shift. Figure 38 shows plots of Log\_Error, that is,  $20 \times log10$  (error/code). For example, Code 3 Log\_Error =  $20 \times log10$  (0.5/3) = -15.56 dB, which is the worst case. The plot of Log\_Error is more significant at the lower codes.




Figure 38. Plot of Log\_Error Conformance for Odd Codes Only (Even Codes Are Ideal)

# USING ADDITIONAL INTERNAL, NONVOLATILE EEMEM

The AD5232 contains additional internal user storage registers (EEMEM) for saving constants and other 8-bit data. Table 9 provides an address map of the internal nonvolatile storage registers, which are shown in the functional block diagram as EEMEM1, EEMEM2, and bytes of USER EEMEM.

Note the following about EEMEM function:

- RDAC data stored in EEMEM locations are transferred to their corresponding RDACx register at power-on or when Command Instruction 1 and Command Instruction 8 are executed.
- USERx refers to internal nonvolatile EEMEM registers that are available to store and retrieve constants by using Command Instruction 3 and Command Instruction 9, respectively.
- The EEMEM locations are one byte each (eight bits).
- Execution of Command Instruction 1 leaves the device in the read mode power consumption state. When the final Command Instruction 1 is executed, the user should perform an NOP (Command Instruction 0) to return the device to the low power idle state.

Table 9. EEMEM Address Map

<b>r</b>						
EEMEM Address (ADDR)	EEMEM Contents of Each Device EEMEM (ADDR)					
0000	RDAC1					
0001	RDAC2					
0010	USER 1					
0011	USER 2					
0100	USER 3					
0101	USER 4					
***	***					
1111	USER 14					

#### **TERMINAL VOLTAGE OPERATING RANGE**

The positive  $V_{DD}$  and negative  $V_{SS}$  power supply of the digital potentiometer defines the boundary conditions for proper 3-terminal programmable resistance operations. Signals present on Terminal A, Terminal B, and Wiper Terminal W that exceed  $V_{DD}$  or  $V_{SS}$  are clamped by a forward biased diode (see Figure 39).

The ground pin of the AD5232 device is used primarily as a digital ground reference that needs to be tied to the common ground of the PCB. The digital input logic signals to the AD5232 must be referenced to the ground (GND) pin of the device and satisfy the minimum input logic high level and the maximum input logic low level that are defined in the Specifications section.

An internal level shift circuit between the digital interface and the wiper switch control ensures that the common-mode voltage range of the three terminals, Terminal A, Terminal B, and Wiper Terminal W, extends from  $V_{\text{SS}}$  to  $V_{\text{DD}}$ .




Figure 39. Maximum Terminal Voltages Set by  $V_{DD}$  and  $V_{SS}$ 

Table 10. RDAC and Digital Register Address Map

Register Address (ADDR)	Name of Register <sup>1</sup>
0000	RDAC1
0001	RDAC2

<sup>&</sup>lt;sup>1</sup> The RDACx registers contain data that determines the position of the variable resistor wiper.

#### **DETAILED POTENTIOMETER OPERATION**

The actual structure of the RDACx is designed to emulate the performance of a mechanical potentiometer. The RDACx contains multiple strings of connected resistor segments, with an array of analog switches that act as the wiper connection to several points along the resistor array. The number of points is equal to the resolution of the device. For example, the AD5232 has 256 connection points, allowing it to provide better than 0.5% setability resolution. Figure 40 provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDACx. The SWA and SWB switches are always on, whereas only one of the SW(0) to SW(2^N-1) switches is on at a time, depending on the resistance step decoded from the data bits. The resistance contributed by Rw must be accounted for in the output resistance.




Figure 40. Equivalent RDAC Structure

Table 11. Nominal Individual Segment Resistor Values  $(\Omega)$ 

	Segmented Resistor Size for R <sub>AB</sub> End-to-End Values							
Device Resolution	10 kΩ Version	50 kΩ Version	100 kΩ Version					
8-Bit	78.10	390.5	781.0					

#### PROGRAMMING THE VARIABLE RESISTOR

#### **Rheostat Operation**

The nominal resistances of the RDACx between Terminal A and Terminal B are available with values of  $10~k\Omega$ ,  $50~k\Omega$ , and  $100~k\Omega$ . The final digits of the part number determine the nominal resistance value; for example,  $10~k\Omega=10$ ;  $100~k\Omega=100$ . The nominal resistance (R<sub>AB</sub>) of the AD5232 VR has 256 contact points accessed by Wiper Terminal W, plus the Terminal B contact. The 8-bit data-word in the RDACx latch is decoded to select one of the 256 possible settings.

The general transfer equation, which determines the digitally programmed output resistance between Wx and Bx, is

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W \tag{1}$$

where:

*D* is the decimal equivalent of the data contained in the RDACx register.

 $R_{AB}$  is the nominal resistance between Terminal A and Terminal B.  $R_W$  is the wiper resistance.

Table 12 lists the output resistance values that are set for the RDACx latch codes shown for 8-bit,  $10~\mathrm{k}\Omega$  potentiometers.

Table 12. Nominal Resistance Value at Selected Codes for  $R_{AB}=10\ k\Omega$ 

D (Dec)	R <sub>WB</sub> (D) (Ω)	Output State
255	10011	Full scale
128	5050	Midscale
1	89	1 LSB
0	50	Zero scale1 (wiper contact resistance)

 $<sup>^1</sup>$  Note that in the zero-scale condition, a finite wiper resistance of 50  $\Omega^-$  is present. Care should be taken to limit the current flow between Wx and Bx in this state to a maximum continuous value of 2 mA to avoid degradation or possible destruction of the internal switch metallization. Intermittent current operation to 20 mA is allowed.

Like the mechanical potentiometer that the RDACx replaces, the AD5232 parts are totally symmetrical. The resistance between the Wiper Terminal W and Terminal A also produces a digitally controlled resistance,  $R_{WA}$ . Figure 41 shows the symmetrical programmability of the various terminal connections.




Figure 41. Symmetrical RDAC Operation

When these terminals are used, Terminal B should be tied to the wiper. Setting the resistance value for  $R_{WA}$  starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value. The general transfer equation for this operation is

$$R_{WA}(D) = \frac{256 - D}{256} \times R_{AB} + R_W \tag{2}$$

where:

D is the decimal equivalent of the data contained in the RDAC register.

 $R_{AB}$  is the nominal resistance between Terminal A and Terminal B.  $R_W$  is the wiper resistance.

Table 13 lists the output resistance values that are set for the RDACx latch codes shown for 8-bit,  $10~k\Omega$  potentiometers.

Table 13. Nominal Resistance Value at Selected Codes for  $R_{AB} = 10 \ k\Omega$ 

D (Dec)	R <sub>WA</sub> (D) (Ω)	Output State
255	89	Full scale
128	5050	Midscale
1	10011	1 LSB
0	10050	Zero scale

The multichannel AD5232 has a  $\pm 0.2\%$  typical distribution of internal channel-to-channel R<sub>BA</sub> match. Device-to-device matching is dependent on process lot and exhibits a -40% to +20% variation. The change in R<sub>BA</sub> with temperature has a 600 ppm/°C temperature coefficient.

## PROGRAMMING THE POTENTIOMETER DIVIDER

#### **Voltage Output Operation**

The digital potentiometer easily generates an output voltage proportional to the input voltage applied to a given terminal. For example, connecting Terminal A to 5 V and Terminal B to GND produces an output voltage at the wiper that can be any value from 0 V to 5 V. Each LSB of voltage is equal to the voltage applied across Terminal A to Terminal B, divided by the  $2^{\rm N}$  position resolution of the potentiometer divider. The general equation defining the output voltage with respect to ground for any given input voltage applied to Terminal A to Terminal B is

$$V_W(D) = \frac{R_{WB}(D)}{R_{AB}} \times V_A + \frac{R_{WA}(D)}{R_{AB}} \times V_B$$
 (3)

where  $R_{WB}(D)$  can be obtained from Equation 1 and  $R_{WA}(D)$  can be obtained from Equation 2.

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Here the output voltage is dependent on the ratio of the internal resistors, not the absolute value; therefore, the drift improves to 15 ppm/°C. There is no voltage polarity restriction between Terminal A, Terminal B, and Wiper Terminal W as long as the terminal voltage ( $V_{\text{TERM}}$ ) stays within  $V_{\text{SS}} < V_{\text{TERM}} < V_{\text{DD}}$ .

#### **OPERATION FROM DUAL SUPPLIES**

The AD5232 can be operated from dual supplies, enabling control of ground-referenced ac signals (see Figure 42 for a typical circuit connection).




Figure 42. Operation from Dual Supplies

The internal parasitic capacitances and the external capacitive loads dominate the ac characteristics of the RDACs. When configured as a potentiometer divider, the -3 dB bandwidth of the AD5232BRU10 (10 k $\Omega$  resistor) measures 500 kHz at half scale. Figure 14 provides the large signal BODE plot characteristics of the three resistor versions:  $10 \text{ k}\Omega$ ,  $50 \text{ k}\Omega$ , and  $100 \text{ k}\Omega$  (see Figure 43 for a parasitic simulation model of the RDAC circuit).




Figure 43. RDAC Circuit Simulation Model for RDAC $x = 10 \text{ k}\Omega$ 

The following code provides a macro model net list for the  $10 \text{ k}\Omega$  RDAC:

```
.PARAM DW=255, RDAC=10E3

*
.SUBCKT DPOT (A,W,B)

*
CA A 0 {45E-12}

RAW A W {(1-DW/256)*RDAC+50}

CW W 0 60E-12

RBW W B {DW/256*RDAC+50}

CB B 0 {45E-12}
```

.ENDS DPOT

#### **APPLICATION PROGRAMMING EXAMPLES**

The command sequence examples shown in Table 14 to Table 18 have been developed to illustrate a typical sequence of events for the various features of the AD5232 nonvolatile digital potentiometer. Table 14 illustrates setting two digital potentiometers to independent data values.

Table 14.

SDI	SDO	Action
0xB140	0xXXXX	Loads 0x40 data into the RDAC2 register; Wiper W2 moves to 1/4 full-scale position.
0xB080	0xB140	Loads 0x80 data into the RDAC1 register; Wiper W1 moves to 1/2 full-scale position.

Table 15 illustrates the active trimming of one potentiometer, followed by a save to nonvolatile memory (PCB calibrate).

Table 15.

SDI	SDO	Action
0xB040	0xXXXX	Loads 0x40 data into the RDAC1 register; Wiper W1 moves to 1/4 full-scale position.
0xE0XX	0xB040	Increments the RDAC1 register by 1, to 0x41; Wiper W1 moves one resistor segment away from Terminal B.
0xE0XX	0xE0XX	Increments the RDAC1 register by 1, to 0x42; Wiper W1 moves one more resistor segment away from Terminal B. Continue until desired the wiper position is reached.
0x20XX	0xE0XX	Saves the RDAC1 register data into the corresponding nonvolatile EEMEM1 memory: ADDR = 0x0.

Table 16 illustrates using the left shift-by-one to change circuit gain in 6 dB steps.

Table 16.

SDI	SDO	Action
0xC1XX	0xXXXX	Moves Wiper W2 to double the present data value contained in the RDAC2 register in the direction of Terminal A.
0xC1XX	0xXXXX	Moves Wiper W2 to double the present data value contained in the RDAC2 register in the direction of Terminal A.

Table 17 illustrates storing additional data in nonvolatile memory.

Table 17.

SDI	SDO	Action
0x3280	0xXXXX	Stores 0x80 data in spare EEMEM location, USER1.
0x3340	0xXXXX	Stores 0x40 data in spare EEMEM location, USER2.

Table 18 illustrates reading back data from various memory locations.

Table 18.

SDI	SDO	Action
0x94XX	0xXXXX	Prepares data read from USER3 location. (USER3 is already loaded with 0x80.)
0x00XX	0xXX80	Instruction 0 (NOP) sends 16-bit word out of SDO where the last eight bits contain the contents of USER3 location. The NOP command ensures that the device returns to the idle power dissipation state.

# EQUIPMENT CUSTOMER START-UP SEQUENCE FOR A PCB CALIBRATED UNIT WITH PROTECTED SETTINGS

- For the PCB setting, tie WP to GND to prevent changes in the PCB wiper set position.
- 2. Set power  $V_{DD}$  and  $V_{SS}$  with respect to GND.
- 3. As an optional step, strobe the PR pin to ensure full poweron preset of the wiper register with EEMEM contents in unpredictable supply sequencing environments.

#### FLASH/EEMEM RELIABILITY

The Flash/EE memory array on the AD5232 is fully qualified for two key Flash/EE memory characteristics: namely, Flash/EE memory cycling endurance and Flash/EE memory data retention.


Endurance quantifies the ability of the Flash/EE memory to be cycled through many program, read, and erase cycles. In real terms, a single endurance cycle is composed of four independent, sequential events. These events are defined as follows:

- 1. Initial page erase sequence
- 2. Read/verify sequence
- 3. Byte program sequence
- 4. Second read/verify sequence

During reliability qualification, Flash/EE memory is cycled from 0x00 to 0xFF until a first fail is recorded, signifying the endurance limit of the on-chip Flash/EE memory.

As indicated in the Specifications section, the AD5232 Flash/EE memory endurance qualification has been carried out in accordance with JEDEC Std. 22, Method A117 over the industrial temperature range of –40°C to +85°C. The results allow the specification of a minimum endurance figure over supply and temperature of 100,000 cycles, with an endurance figure of 700,000 cycles being typical of operation at 25°C.

Retention quantifies the ability of the Flash/EE memory to retain its programmed data over time. Again, the AD5232 has been qualified in accordance with the formal JEDEC Retention Lifetime Specification (A117) at a specific junction temperature of  $T_J = 55^{\circ}$ C. As part of this qualification procedure, the Flash/EE memory is cycled to its specified endurance limit, as described previously, before data retention is characterized. This means that the Flash/EE memory is guaranteed to retain its data for its full specified retention lifetime every time the Flash/EE memory is repro-grammed. It should also be noted that retention lifetime, based on an activation energy of 0.6 eV, derates with  $T_J$ , as shown in Figure 44.




,

#### **EVALUATION BOARD**

Analog Devices, Inc., offers a user-friendly EVAL-AD5232-SDZ evaluation kit that can be controlled by a personal computer through a printer port. The driving program is self-contained; no programming languages or skills are needed.

## **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 45. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

#### **ORDERING GUIDE**

	Number of	End-to-End R <sub>AB</sub>	Temperature	Package	Package	Ordering	
Model <sup>1</sup>	Channels	(kΩ)	Range	Description	Option	Quantity	Branding <sup>2</sup>
AD5232BRU10	2	10	−40°C to +85°C	16-Lead TSSOP	RU-16	96	5232B10
AD5232BRU10-REEL7	2	10	−40°C to +85°C	16-Lead TSSOP	RU-16	1,000	5232B10
AD5232BRUZ10	2	10	−40°C to +85°C	16-Lead TSSOP	RU-16	96	5232B10
AD5232BRUZ10-REEL7	2	10	−40°C to +85°C	16-Lead TSSOP	RU-16	1,000	5232B10
AD5232BRU50	2	50	−40°C to +85°C	16-Lead TSSOP	RU-16	96	5232B50
AD5232BRUZ50	2	50	−40°C to +85°C	16-Lead TSSOP	RU-16	96	5232B50
AD5232BRUZ50-REEL7	2	50	−40°C to +85°C	16-Lead TSSOP	RU-16	1,000	5232B50
AD5232BRU100-REEL7	2	100	−40°C to +85°C	16-Lead TSSOP	RU-16	1,000	5232BC
AD5232BRUZ100	2	100	−40°C to +85°C	16-Lead TSSOP	RU-16	96	5232BC
AD5232BRUZ100-RL7	2	100	−40°C to +85°C	16-Lead TSSOP	RU-16	1,000	5232BC
EVAL-AD5232-SDZ		10		Evaluation Board		1	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

<sup>&</sup>lt;sup>2</sup> Line 1 contains the Analog Devices logo, followed by the date code: YYWW. Line 2 contains the model number, followed by the end-to-end resistance value. (Note that  $C = 100 \text{ k}\Omega$ ).

Line 1 contains the model number. Line 2 contains the Analog Devices logo, followed by the end-to-end resistance value. Line 3 contains the date code: YYWW.

# **NOTES**

**NOTES** 

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

AD5232BRU50 AD5232BRU10 AD5232BRU10-REEL7