# **Table of Contents**

2 PIN DE 3 REGIS	DUCTION       5         ESCRIPTION       6         TER & MEMORY MAP       10         10       10
4.1	INTRODUCTION
4.2	MAIN FEATURES
4.3	PROGRAMMING MODES 14
4.4	ICC INTERFACE
4.5	MEMORY PROTECTION 16
4.6	RELATED DOCUMENTATION
4.7	REGISTER DESCRIPTION
	RAL PROCESSING UNIT
5.1	INTRODUCTION
5.2	MAIN FEATURES
5.3	CPU REGISTERS 17
6 SUPPL	Y, RESET AND CLOCK MANAGEMENT
6.1	PHASE LOCKED LOOP
6.2	MULTI-OSCILLATOR (MO)
6.3	RESET SEQUENCE MANAGER (RSM) 22
6.4	SYSTEM INTEGRITY MANAGEMENT (SI)
7 INTER	RUPTS
7.1	INTRODUCTION
7.2	MASKING AND PROCESSING FLOW
7.3	INTERRUPTS AND LOW POWER MODES
7.4	CONCURRENT & NESTED MANAGEMENT
7.5	INTERRUPT REGISTER DESCRIPTION
8 POWE	R SAVING MODES
8.1	INTRODUCTION
8.2	SLOW MODE
8.3	WAIT MODE
8.4	ACTIVE-HALT AND HALT MODES
8.5	HALT MODE
9 I/O PO	RTS
9.1	INTRODUCTION
9.2	FUNCTIONAL DESCRIPTION
9.3	I/O PORT IMPLEMENTATION
9.4	UNUSED I/O PINS
9.5	LOW POWER MODES
9.6	INTERRUPTS
9.7	DEVICE-SPECIFIC I/O PORT CONFIGURATION
9.8	I/O PORT REGISTER DESCRIPTION
	ELLANEOUS REGISTERS

57

# Table of Contents

10	).1	I/O PORT INTERRUPT SENSITIVITY	45
10	).2	I/O PORT ALTERNATE FUNCTIONS	45
10	).3	MISCELLANEOUS REGISTER DESCRIPTION	46
11 OI		HIP PERIPHERALS	
11		WATCHDOG TIMER (WDG)	
11	.2	MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (MCC/RTC)	53
11	.3	16-BIT TIMER	55
11		SERIAL PERIPHERAL INTERFACE (SPI)	
11	.5	SERIAL COMMUNICATIONS INTERFACE (SCI)	87
		I2C BUS INTERFACE (I2C)	
		10-BIT A/D CONVERTER (ADC)	
		RUCTION SET	
		CPU ADDRESSING MODES	
12	2.2	INSTRUCTION GROUPS	123
13 EL	.EC		
13		PARAMETER CONDITIONS	126
13	8.2	ABSOLUTE MAXIMUM RATINGS	127
13	3.3	OPERATING CONDITIONS	128
13	8.4	SUPPLY CURRENT CHARACTERISTICS	
13	8.5	CLOCK AND TIMING CHARACTERISTICS	135
13	8.6	MEMORY CHARACTERISTICS	140
13		EMC CHARACTERISTICS	141
13	8.8	I/O PORT PIN CHARACTERISTICS	144
13	8.9	CONTROL PIN CHARACTERISTICS	150
13	3.10	TIMER PERIPHERAL CHARACTERISTICS	152
13	8.11	COMMUNICATION INTERFACE CHARACTERISTICS	153
13	8.12	10-BIT ADC CHARACTERISTICS	157
14 P <i>F</i>	ACK	AGE CHARACTERISTICS	159
14	.1	PACKAGE MECHANICAL DATA	159
14	.2	THERMAL CHARACTERISTICS	160
14	.3	LEAD-FREE PACKAGE INFORMATION	161
15 DE	EVIC	CE CONFIGURATION AND ORDERING INFORMATION	162
15	5.1	OPTION BYTES	162
15	5.2	DEVICE ORDERING INFORMATION AND TRANSFER OF CUSTOMER CODE	164
15	5.3	DEVELOPMENT TOOLS	166
		VN LIMITATIONS	
		ALL FLASH AND ROM DEVICES	
16	5.2	FLASH DEVICES ONLY	168
17 RE	EVIS	SION HISTORY	171

57

9

To obtain the most recent version of this datasheet, please check at www.st.com>products>technical literature>datasheet Please note that the list of known limitations can be found at the end of this document on page 168.

57

obsolete Product(s)- Obsolete Product(s)

# **1 INTRODUCTION**

The ST72260Gx, ST72262Gx and ST72264Gx devices are members of the ST7 microcontroller family. They can be grouped as follows :

- ST72264Gx devices are designed for mid-range applications with ADC, I<sup>2</sup>C and SCI interface capabilities.
- ST72262Gx devices target the same range of applications but without 1<sup>2</sup>C interface or SCI.
- ST72260Gx devices are for applications that do not need ADC, I<sup>2</sup>C peripherals or SCI.

All devices are based on a common industrystandard 8-bit core, featuring an enhanced instruction set.

The ST72F260G, ST72F262G, and ST72F264G versions feature single-voltage FLASH memory with byte-by-byte In-Circuit Programming (ICP) capabilities.


Under software control, all devices can be placed in WAIT, SLOW, Active-HALT or HALT mode, reducing power consumption when the application is in idle or stand-by state.

The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.

For easy reference, all parametric data is located in Section 13 on page 126.

## **Related Documentation**


AN1365: Guidelines for migrating ST72C254 applications to ST72F264



## Figure 1. General Block Diagram


## **2 PIN DESCRIPTION**

## Figure 2. 28-Pin SO Package Pinout



## PIN DESCRIPTION (Cont'd)

57



## Figure 4. TFBGA Package Pinout (view through package)

## PIN DESCRIPTION (Cont'd)

For external pin connection guidelines, refer to Section 13 "ELECTRICAL CHARACTERISTICS" on page 126.

## Legend / Abbreviations for Table 1:

Type:I = input, O = output, S = supplyInput level:A = Dedicated analog inputIn/Output level: $C_T$  = CMOS 0.3 V<sub>DD</sub>/0.7 V<sub>DD</sub> with input triggerOutput level:HS = 20 mA high sink (on N-buffer only)Port and control configuration:

- Input: float = floating, wpu = weak pull-up, int = interrupt <sup>1</sup>), ana = analog
- Output:  $OD = open drain^{2}$ , PP = push-pull

Refer to Section 9 "I/O PORTS" on page 38 for more details on the software configuration of the I/O ports. The RESET configuration of each pin is shown in bold. This configuration is valid as long as the device is in reset state.

## Table 1. Device Pin Description

F	Pin n'	þ			Le	vel		Ро	rt/C	Cont	ntrol		Main						
32	28	A	Pin Name	Type	ut	out		Inp	out		Output		Function (after	Alternate Function					
SDIP32	S028	BGA		F	Input	Output	float	wpu	int	ana	ao	ЪР	reset)						
1	1	A3	RESET	I/O	Ст			×		C	х		Top prior tive low)	ity non maskable interrupt (ac-					
2	2	C4	OSC1 <sup>3)</sup>	Ι		×C		5					External clock input or Resonator oscilla tor inverter input or resistor input for RC oscillator						
3	3	B3	OSC2 <sup>3)</sup>	0	7									or oscillator inverter output or ca- put for RC oscillator					
4	4	A2	PB7/SS	1/0	C	CT	X	ei	1		Х	Х	Port B7	SPI Slave Select (active low)					
5	5	A1	PB6/SCK	I/O	C	C <sub>T</sub>	X ei1		X ei1		X ei1			Х	Х	Port B6	SPI Serial Clock		
6	6	B1	PB5/MISO	I/O	C	C <sub>T</sub>	X ei1		X ei1		X ei1			Х	Х	Port B5	SPI Master In/ Slave Out Data		
7	7	B2	PB4/MOSI	I/O	C	C <sub>T</sub>	X ei1		X ei1		X ei1		X ei1			Х	Х	Port B4	SPI Master Out / Slave In Data
8	2	C1	NC																
9	5	C2	NC								Ν	ot C	onnected	onnected					
		D1	NC																
10	8	C3	PB3/OCMP2_A	I/O	C	C <sub>T</sub>	X	ei	1		Х	Х	Port B3	Timer A Output Compare 2					
11	9	D2	PB2/ICAP2_A	I/O	C	C <sub>T</sub>	X	ei1 X X		Х	Port B2	Timer A Input Capture 2							
12	10	E1	PB1 /OCMP1_A	I/O	C	Cτ	x	ei1 X X		Port B1	Timer A Output Compare 1 <b>Caution:</b> Negative current injection not allowed on this pin <sup>4)</sup> .								
13	11	F1	PB0 /ICAP1_A	I/O	C	Cτ	x	<b>V</b> oil V V Port PO Caution: Negation		Timer A Input Capture 1 <b>Caution:</b> Negative current injection not allowed on this pin <sup>4)</sup> .									
14	12	F2	PC5/EXTCLK_A/AIN5	I/O	0	C <sub>T</sub>	x	ei0/	′ei1	Х	х	Х	Port C5	Timer A Input Clock or ADC Analog Input 5					

F	Pin n'	D			Le	vel		Port / Control		Main						
32	28	A	Pin Name	Type	nt	out		Inp	out		Out	put	Function (after	Alternate Function		
SDIP32	S028	BGA		F	Input	Output	float	ndw	int	ana	OD	ЬP	reset)			
15	13	E2	PC4/OCMP2_B/AIN4	I/O	0	C <sub>T</sub>	Х	ei0	/ei1	х	х	х	Port C4	Timer B Output Compare 2 or ADC Analog Input 4		
16	14	F3	PC3/ ICAP2_B/AIN3	I/O	0	C <sub>T</sub>	х	ei0	/ei1	Х	х	Х	Port C3	Timer B Input Capture 2 or ADC Analog Input 3		
17	15	E3	PC2/MCO/AIN2	I/O	C	C <sub>T</sub>	Х	ei0	/ei1	Х	х	Х	Port C2	Main clock output (f <sub>CPU</sub> ) or ADC Analog Input 2		
18	16	F4	PC1/OCMP1_B/AIN1	I/O	(	C <sub>T</sub>	Х	ei0	/ei1	Х	х	Х	Port C1	Timer B Output Compare 1 or ADC Analog Input 1		
19	17	D3	PC0/ICAP1_B/AIN0	I/O	(	C <sub>T</sub>	X	ei0	/ei1	Х	х	Х	Port C0	Timer B Input Capture 1 or ADC Analog Input 0		
20	18	E4	PA7/TDO	I/O	$C_T$	HS	Х	е	i0		Х	Х	Port A7 SCI output			
21	19	F5	PA6/SDAI	I/O	$C_T$	HS	Х		ei0		Т		Port A6 I <sup>2</sup> C DATA			
22	20	F6	PA5 /RDI	I/O	$C_T$	HS	Х	е	i0		Х	Х	Port A5	SCI input		
23	21	E6	PA4/SCLI	I/O	$C_T$	HS	Х		ei0		Т		Port A4	t A4 I <sup>2</sup> C CLOCK		
24		E5	NC									C	0,			
25		D6	NC							C	N	ot C	onnected			
		D5	NC								)					
26	22	C6	PA3	I/O	$C_T$	HS	X	е	i0		Х	Х	Port A3			
27	23	D4	PA2	I/O	$C_T$	HS	Х	Pe	i0		Х	Х	Port A2			
		C5	NC			0					N					
		B6	NC		)`						ING		onnected			
28	24	A6	PA1/ICCDATA	1/0	$C_T$	HS	Х	е	i0		Х	Х	Port A1 In Circuit Communication Dat			
29	25	A5	PA0/ICCCLK	I/O	CT	HS	Х	е	i0		х	Х	Port A0	Port A0 In Circuit Communication Clock		
30	26	B5	ICCSEL	Ι	$C_T$		Х						ICC mode	e pin, must be tied low		
31	27	A4	V <sub>SS</sub>	S									Ground			
32	28	B4	V <sub>DD</sub>	S									Main pow	ver supply		

## Notes:

1. In the interrupt input column, "eiX" defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is a pull-up interrupt input, otherwise the configuration is a floating interrupt input. Port C is mapped to ei0 or ei1 by option byte.

2. In the open drain output column, "T" defines a true open drain I/O (P-Buffer and protection diode to  $V_{DD}$  are not implemented). See Section 9 "I/O PORTS" on page 38 for more details.

3. OSC1 and OSC2 pins connect a crystal or ceramic resonator, or an external source to the on-chip oscillator see Section 2 "PIN DESCRIPTION" on page 6 and Section 6.2 "MULTI-OSCILLATOR (MO)" on page 21 for more details.

4: For details refer to Section 13.8 on page 144

## **3 REGISTER & MEMORY MAP**

As shown in Figure 5, the MCU is capable of addressing 64K bytes of memories and I/O registers.

The available memory locations consist of 128 bytes of register location, 256 bytes of RAM and up to 8 Kbytes of user program memory. The RAM space includes up to 128 bytes for the stack from 0100h to 017Fh.

The highest address bytes contain the user reset and interrupt vectors.

The Flash memory contains two sectors (see Figure 5) mapped in the upper part of the ST7 ad-


dressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

The size of Flash Sector 0 and other device options are configurable by Option byte (refer to Section 15.1 on page 162).

**IMPORTANT:** Memory locations marked as "Reserved" must never be accessed. Accessing a reseved area can have unpredictable effects on the device.

#### **Related Documentation**

AN 985: Executing Code in ST7 RAM



## Figure 5. Memory Map

## Table 2. Hardware Register Map

57

Address	Block	Register Label	Register Name	Reset Status	Remarks
0000h 0001h	Port C	PCDR PCDDR	Port C Data Register Port C Data Direction Register	xx000000h <sup>1)</sup> 00h	R/W <sup>2)</sup> R/W <sup>2)</sup>
0002h		PCOR	Port C Option Register	00h	R/W <sup>2)</sup>
0003h			Reserved (1 Byte)		
0004h		PBDR	Port B Data Register	00h <sup>1)</sup>	R/W
0005h 0006h	Port B	PBDDR PBOR	Port B Data Direction Register Port B Option Register	00h 00h	R/W R/W.
0007h			Reserved (1 Byte)		
0008h		PADR	Port A Data Register	00h <sup>1)</sup>	R/W
0009h	Port A	PADDR	Port A Data Direction Register	00h	R/W
000Ah		PAOR	Port A Option Register	00h	R/W
000Bh				S ,	
to 001Bh			Reserved (17 Bytes)		
001Ch		ISPR0	Interrupt software priority register0	FFh	R/W
001Dh		ISPR1	Interrupt software priority register1	FFh	R/W
001Eh	ITC	ISPR2	Interrupt software priority register2	FFh	R/W
001Fh		ISPR3	Interrupt software priority register3	FFh	R/W
0020h		MISCR1	Miscellanous register 1	00h	R/W
0021h		SPIDR	SPI Data I/O Register	xxh	R/W
0022h	SPI	SPICR	SPI Control Register	0xh	R/W
0023h		SPICSR	SPI Status Register	00h	R/W
0024h	WATCHDOG	WDGCR	Watchdog Control Register	7Fh	R/W
0025h	Ole	SICSR	System Integrity Control / Status Register	000x 000x	R/W
0026h	MCC	MCCSR	Main Clock Control / Status Register	00h	R/W
0027h	5		Reserved (1 Byte)		
0028h		I2CCR	I <sup>2</sup> C Control Register	00h	R/W
0029h		I2CSR1	I <sup>2</sup> C Status Register 1	00h	Read Only
002Ah	I <sup>2</sup> C	I2CSR2	I <sup>2</sup> C Status Register 2	00h	Read Only
002Bh 002Ch	I I C	I2CCCR I2COAR1	I <sup>2</sup> C Clock Control Register I <sup>2</sup> C Own Address Register 1	00h 00h	R/W R/W
002Ch 002Dh		I2COART I2COAR2	I <sup>2</sup> C Own Address Register2	40h	R/W
002Eh		I2CDR	I <sup>2</sup> C Data Register	00h	R/W
002Fh 0030h			Reserved (2 Bytes)		

0031h         TACR2         Timer A Control Register 2         00h         R/W           0032h         TACR1         Timer A Control Register 1         00h         R/W           0033h         TASCSR         Timer A Control Register         xxh         Read           0035h         TAIC1HR         Timer A Input Capture 1 High Register         xxh         Read           0036h         TAOC1HR         Timer A Output Compare 1 High Register         80h         R/W           0038h         TACC1HR         Timer A Output Compare 1 High Register         FFh         Read 0           0039h         TACR1H         Timer A Output Compare 1 High Register         FFh         Read 0           0038h         TACLR         Timer A Alternate Counter Low Register         FCh         Read 0           0032h         TAC2HR         Timer A Alternate Counter Low Register         FCh         Read 0           0032h         TAC2HR         Timer A Output Compare 2 High Register         Xxh         Read 0           0032h         TAC2HR         Timer A Output Compare 2 Low Register         Xxh         Read 0           0035h         TAC2HR         Timer B Control Register 1         00h         R/W           0040h         MISCR2         Miscellanous register 2 <td< th=""><th>narks</th></td<>	narks
0032h 0033h     TACR1     Timer A Control Register 1     00h     R/W       0033h 0034h     TASCSR     Timer A Input Capture 1 High Register     xxh     Read 0       0035h     TAIC1HR     Timer A Input Capture 1 High Register     xxh     Read 0       0035h     TAOC1HR     Timer A Output Compare 1 High Register     80h     R/W       0037h     TAOC1HR     Timer A Output Compare 1 High Register     80h     R/W       0038h     TACLR     Timer A Output Compare 1 High Register     FCh     Read 0       0039h     TACLR     Timer A Counter High Register     FCh     Read 0       0039h     TACLR     Timer A Alternate Counter High Register     FCh     Read 0       0039h     TACCHR     Timer A Input Capture 2 High Register     xxh     Read 0       0030h     TACCHR     Timer A Input Capture 2 Low Register     xxh     Read 0       0031h     TACCHR     Timer A Output Compare 2 High Register     xxh     Read 0       0032h     TACCHR     Timer A Output Compare 2 High Register     xxh     Read 0       0035h     TACCHR     Timer A Output Compare 2 High Register     00h     R/W       0040h     MISCR2     Miscellanous register 2     00h     R/W       0041h     TBCR1     Timer B Control Register 1	
0033h 0034hTASCSR TAIC1HRTimer A Input Capture 1 High Register Timer A Input Capture 1 Low Registerxxh Read C RedRW Read C0036h 	
0034h 0035h 0036h 0036hTAICTHR TAICTHR TAICTHRTimer A Input Capture 1 Low Register TAOCTHR Timer A Output Compare 1 High Register Timer A Output Compare 1 Low Register Timer A Output Compare 1 Low Register TACTHR Timer A Output Compare 1 High Registerxxh Read C Red ROM0038h 0038h 0038hTIMER A TACHR TACHR TAACHR <td></td>	
0035h 0036h 0037hTAICILR TAOCIHRTimer A Output Compare 1 Low Register 	Only
0036h 0037h 0038hTIMER ATAOC1LR TAOC1LR TAOC1LRTimer A Output Compare 1 Low Register Timer A Counter High Register80h R/WR/W0038h 0038hTACLR TACLRTimer A Counter High Register TACLRFFh Read 0 TAACLRFFh Read 0 TAACLRFFh Read 0 TAACLR0038h 0038h 0038hTAACLR TAACLRTimer A Alternate Counter Low Register TAACLRFFh Read 0 Read 00038h 0038h 0038hTAACLR TAIC2HRTimer A Alternate Counter Low Register Timer A Input Capture 2 High Register TAOC2LRRead 0 RW0038h 0038hTAOC2LR TAOC2LRTimer A Output Compare 2 Low Register TaOC2LRRead 0 RW0040hMISCR2Miscellanous register 200hR/W0040hMISCR2Timer B Control Register 1 Timer B Control Status Register Timer B Control Status Register Timer B Control Status Register Timer B Control Compare 1 Low Register Timer B Control Compare 1 Low Register Timer B Output Compare 1 Low Register Timer B Control Register 1 Ooh R/W0040hMISCR2Timer B Input Capture 1 High Register Timer B Output Compare 1 Low Register Timer B Output Compare 1 Low Register Status Register0044h 0043h 0044h 0044hTIMER B TBCC1LRTimer B Output Compare 1 Low Register Timer B Output Compare 1 Low Register Timer B Output Compare 1 Low Register Status Register0046h 0046h 0046hTIMER B TBCC1LRTimer B Output Compare 1 Low Register Timer B Output Compare 1 Low Register Timer B Output Compare 1 Low Register SCI EXTR0046h 0046hTIMER B TB	•
0037h 0038hTIMER ATAOC1LR TACHRTimer A Output Compare 1 Low Register Timer A Counter High Register00h FFhR/W Read O0039h 0039hTACHR TACHRTimer A Counter Low Register TACLRFFhRead O0039h 0039hTAACLR TAACLRTimer A Alternate Counter High Register TAACLRFChRead O0030h 0030hTAIC2LR TACLRTimer A Input Capture 2 High Register TAOC2HRFChRead O0031h 0032hTAIC2LRTimer A Output Compare 2 High Register TAOC2HRSchR/W0040hMISCR2Miscellanous register 200hR/W0040hMISCR2Timer B Control Register 1 TBCR100hR/W0041h 0043h 0043hTBCR1Timer B Control Register 1 Timer B Control/Status Register00hR/W0044h 0044h 0044hTBCR1 TIMER BTimer B Control/Status Register Timer B Ioput Capture 1 High Register Timer B Ioput Capture 1 High Register Timer B Output Compare 1 Low Register Timer B Output Compare 1 Low Register Timer B Output Compare 1 Low Register TBC1LRNh Read O R/W0044h 0044hTBCLR TIMER BTimer B Counter Ligh Register TBC1LRNh Read O Timer B Counter Low Register0044h 0044hTBCLR TBC2LRTimer B Output Compare 1 Low Register Timer B Alternate Counter Low Register Timer B Alternate Counter Low Register TBC1LR0046h 0046hTBCLR TIMER BTimer B Input Capture 2 Low Register Timer B Alternate Counter Low Register TBC2LRCOh Read O0046h 0046hTBC2LR	<b>c</b> ,
0038h 0039hTIMER A TACLRTACHR TAACLRTimer A Counter High Register FChFFh Read C0039h 0038hTAACHR TAACLRTimer A Alternate Counter High Register Timer A Alternate Counter Low Register Timer A Alternate Counter Low Register TAIC2HR Timer A Input Capture 2 High RegisterFCh Read C0030h 0030hTAIC2HR TAC2HRTimer A Input Capture 2 Low Register Timer A Output Compare 2 High Register TAOC2HR80h RW003FhMISCR2Miscellanous register 200hRW0040hMISCR2Miscellanous register 200hRW0041h 0042hTBCR2Timer B Control Register 1 Timer B Control/Status Register00hRW0044h 0043hTBCR1 TIMER B Control/Status Register 100hR/W0044h 0044hTBCR1 TIMER B Control/Status Register 1 TIMER B Control/Status Register00hR/W0044h 0043hTBCC1LR TIMER B Input Capture 1 High Register TBOC1LRxxhRead C0046h 0048hTBCLR TIMER BTimer B Output Compare 1 Low Register Timer B Output Compare 1 High Register TECLRXhRead C0044h 0044hTBCLR TIMER BTimer B Alternate Counter High Register TIMER BChRead C0048h 0048hTIMER BTBCHR TIMER BTimer B Output Compare 1 Low Register TECLRChRead C0044h 0044hTBCLR TIMER BTimer B Nout Capture 2 High Register TECLRChRead C0044h 0044hTBCCHR TIMER BTimer B Nout Capture 2 Low Register 	
0039h 003Ah 003AhTACLR TAACHR TAACHR TAACHR TAACHR TAACHR TAACHR TAACHR TAACHR TAACHR TAACHR TAACHR TAIC2HR TAIC2HR TAIC2HR TAOC2LRTimer A Alternate Counter High Register Timer A Alternate Counter Low Register Timer A Input Capture 2 High Register TAIC2HR Timer A Input Compare 2 High Register TAOC2HR TAOC2HR TAOC2HR TAOC2LRFCh Read 0 Red NoRed RW003Dh 003FhMISCR2Miscellanous register 200hR/W0040hMISCR2Miscellanous register 200hR/W0041h 0042h 0043hTBCR1 TBCR1 TBCR1 TBCR1 TBCC1HRTimer B Control Register 200hR/W0044h 0044hTBCR1 TBC1HR TBC1HR TBC1HRTimer B Control Register 1 Timer B Control Register 100hR/W0044h 0044hTBCC1HR TBC1HR TBC1HR TBC1HR TBC1HR TBC1HR TBC1HR TIMER B DOLTHR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TIMER B ACLR TSC1CRTimer B Output Compare 1 Low Register Tomer B Output Compare 1 High Register TFh Read 0NeW0042h 0044hTBC2HR TIMER BTimer B Alternate Counter Low Register TBC2HR Timer B Alternate Counter Low RegisterFFh Read 00044h 0044hTBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TIMER B ALTER TIMER B ALTER TIMER B ALTER TIMER B ALTER TIMER B ALTER TBC2HR TBC2HR TBC2HR TBC2HR TIMER B ALTER TIMER B ALTER TIMER B ALTER TIMER B ALTER TIMER B ALTER TIMER B ALTER TIMER B TBCALR TIMER B ALTER <b< td=""><td>Only</td></b<>	Only
003Ah 003Bh 003BhTAACHR TAACLRTimer A Alternate Counter High Register Timer A Alternate Counter Low Register TAIC2HRFFh FChRead C Red C N003Dh 003DhTAIC2LR TAIC2LRTimer A Input Capture 2 Ligh Register Timer A Output Compare 2 High Register TAOC2HRSchR/W003Eh 003FhTAC2HR TAOC2HRTimer A Output Compare 2 High Register Timer A Output Compare 2 Low RegisterSchR/W0040hMISCR2Miscellanous register 2OohR/W0041h 0042hTBCR1 TBCR1Timer B Control Register 1 Timer B Control Register 1OohR/W0044h 0044hTBCR2Timer B Control Register 1 Timer B Control Register 1 Timer B Control Register 1OohR/W0044h 0043h 0043hTBCR1 TBCC1HRTimer B Output Compare 1 High Register TBCC1HRxxhRead C0046h 0047h 0048h 0047hTBCC1HR TBCC1HRTimer B Output Compare 1 High Register TBCC1HRxxhRead C0048h 0047h 0048hTIMER BTBCLR Timer B Output Compare 1 High Register TBCLRTimer B Alternate Counter High Register Timer B Alternate Counter High Register FFhRead C0048h 0048hTIMER BSCISR SCISRSCI Status Register Timer B Input Capture 2 High Register TBC2LRKxh Read C0040hSCISR SCIBRRSCI Status Register SCI Status RegisterCoh Reserved (24 Bytes)Coh OOh0050h 0050hSCI SCISR SCI ETPRSCI Extended Transmit Prescaler Register SCI Extended Receive Prescaler Register <td></td>	
003Bh 003Ch 003Ch 003ChTAACLR 	
003Ch 003DhTAIC2HR TAIC2LRTimer A Input Capture 2 High Register Timer A Input Capture 2 Low Register Timer A Output Compare 2 High Register 000Hxxh Read 0 Red003EhTAIC2LRTimer A Output Compare 2 Low Register80h R/W0040hMISCR2Miscellanous register 200hR/W0041hTBCR2Timer B Control Register 1 Timer B Control Register 100hR/W0044hTBCR1Timer B Control Register 1 Timer B Control/Status Register00hR/W0044hTBIC1HRTimer B Control/Status RegisterxxhRead 00046hTBIC1LRTimer B Dupt Capture 1 Low RegisterxxhRead 00048hTBIC1LRTimer B Output Compare 1 Low RegisterxxhRead 00048hTBCC1LRTimer B Output Compare 1 Low RegisterNR/W0048hTBCLRTimer B Output Compare 1 Low RegisterNR/W0048hTBCLRTimer B Output Compare 1 Low RegisterFFh0048hTBCLRTimer B Output Compare 1 Low RegisterFFh0048hTBCLRTimer B Output Compare 2 High RegisterFFh0048hTBCC2RRTimer B Alternate Counter High RegisterFFh0048hTBC2RRTimer B Output Capture 2 Low RegisterFCh0048hTBC2RRTimer B Output Capture 2 Low RegisterFFh0048hTBC2RRTimer B Output Capture 2 Low RegisterFCh0048hTBC2RRTimer B Output Capture 2 Low RegisterFCh0048hTBC2RRTimer B Output Captur	
003Dh 003EhTAIC2LR TAOC2HRTimer A Input Capture 2 Low Register Timer A Output Compare 2 High Register Timer A Output Compare 2 High Register 00hxxh 80h R/W0040hMISCR2Miscellanous register 200hR/W0041hMISCR2Miscellanous register 200hR/W0042hTBCR1Timer B Control Register 100hR/W0044hTBCR1Timer B Control Register 100hR/W0044hTBCR1Timer B Control Register 100hR/W0044hTBIC1HRTimer B Control Register 100hR/W0044hTBIC1HRTimer B Control Register 100hR/W0044hTBIC1HRTimer B Control Register 100hR/W0044hTBIC1HRTimer B Control RegisterxxhRead C0045hTBIC1HRTimer B Input Capture 1 Low RegisterxxhRead C0047hTBOC1LRTimer B Output Compare 1 Low Register80hR/W0048hTIMER BTBCHRTimer B Counter Low RegisterFFh004AhTBACLRTimer B Alternate Counter Low RegisterFChRead C0044hTBIC2HRTimer B Input Capture 2 Low RegisterFFhRead C0044hTBIC2HRTimer B Output Compare 2 Low RegisterFChRead C004AhTBACLRTimer B Output Compare 2 Low RegisterFChRead C004AhTBIC2HRTimer B Output Compare 2 Low RegisterXxhRead C004FhTBIC2HRTimer B Output Compare	
003Eh 003FhTAOC2HR TAOC2LRTimer A Output Compare 2 High Register Timer A Output Compare 2 Low Register80h 00hB/W R/W0040hMISCR2Miscellanous register 200hR/W0041h 0042hMISCR2Timer B Control Register 200hR/W0041h 0042hTBCR1Timer B Control Register 100hR/W0043h 0043hTBCR2Timer B Control Register 100hR/W0044h 0044hTBCR1Timer B Input Capture 1 High RegisterxxhRead0046h 0046hTBIC1LRTimer B Input Capture 1 Low RegisterxxhRead 00046h 0048hTBOC1HRTimer B Output Compare 1 Low Register80hR/W0048h 0048hTIMER BTBCLRTimer B Output Compare 1 Low Register80hR/W0048h 0048hTBCLRTimer B Output Compare 1 Low RegisterFFhRead 00048h 0048hTBCLRTimer B Alternate Counter High RegisterFChRead 0004Ah 0048hTBCLRTimer B Alternate Counter Low RegisterFChRead 0004Ah 0048hTBC2HRTimer B Input Capture 2 Low RegisterFChRead 00040hTBIC2HRTimer B Output Compare 2 Low RegisterFChRead 00040hTBIC2HRTimer B Output Compare 2 Low RegisterFChRead 00046hTBIC2HRTimer B Output Compare 2 Low RegisterFChRead 00046hTBIC2HRTimer B Output Compare 2 Low RegisterFChRead 00046h	
003FhTAOC2LRTimer A Output Compare 2 Low Register00hR/W0040hMISCR2Miscellanous register 200hR/W0041hTBCR2Timer B Control Register 200hR/W0042hTBCR1Timer B Control Register 100hR/W0043hTBSCSRTimer B Control Register 100hR/W0044hTBIC1HRTimer B Control Register 100hR/W0045hTBIC1LRTimer B Control/Status RegisterxxhRead 00046hTBIC1LRTimer B Output Capture 1 High RegisterxxhRead 00047hTBIC1LRTimer B Output Compare 1 Low Register00hR/W0048hTIMER BTBCHRTimer B Output Compare 1 Low Register00hR/W0048hTBCLRTimer B Alternate Counter High RegisterFFhRead 0004AhTBIC2HRTimer B Alternate Counter Low RegisterFFhRead 0004AhTBIC2HRTimer B Input Capture 2 Low RegisterFChRead 0004AhTBIC2HRTimer B Input Capture 2 Low RegisterSchRdw004FhTBIC2HRTimer B Output Compare 2 High RegisterNHRead 0004FhSCISCIBRSCI Data RegisterOohR/W0050hSCISCICR2SCI Control RegisterOohR/W0050hSCISCIERPRSCI Extended Receive Prescaler Register00hR/W0055hSCIERPRSCI Extended Receive Prescaler Register00hR/W<	Only
0040hMISCR2Miscellanous register 200hR/W0041hTBCR2Timer B Control Register 200hR/W0042hTBCR1Timer B Control Register 100hR/W0043hTBSCSRTimer B Control/Status RegisterxxhR/W0044hTBIC1HRTimer B Input Capture 1 High RegisterxxhRead O0046hTBIC1LRTimer B Output Compare 1 Low RegisterxxhRead O0046hTBOC1LRTimer B Output Compare 1 Low Register00hR/W0047hTBCC1RTimer B Counter High Register00hR/W0048hTIMER BTBCLRTimer B Counter Low Register00hR/W0048hTBCLRTimer B Counter Low Register00hR/W0048hTBCLRTimer B Counter Low RegisterFFhRead O0048hTBCLRTimer B Alternate Counter High RegisterFChRead O0048hTBC2HRTimer B Input Capture 2 High RegisterFChRead O0040hTBC2LRTimer B Input Capture 2 Low RegisterXxhRead O0040hTBC2LRTimer B Output Compare 2 Low RegisterNxhRead O0040hSCIBRSCI Baud Rate RegisterOohR/W0050hSCICR1SCI Control Register100hR/W0055hSCI ETPRSCI Extended Receive Prescaler RegisterOohR/W0055hSCIERPRSCI Extended Receive Prescaler RegisterOohR/W0055hSCIERPRSCI Extended Re	
0041h 0042h 0043hTBCR2 TBCR1Timer B Control Register 2 Timer B Control Register 1 Timer B Control Register 1 00h00h R/W 00h0044h 0044h 0044h 0044h 0044h 0044h 0044hTBIC1HR TBIC1HR TBIC1HR TBOC1HR TBOC1HR TBOC1HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC2HR TBC1HR TBC2HR TBC2HR TBC2HR TBC1HR TBC2HR TBC2HR TBC1HR TIMER B Output Compare 2 High Register TANH Red C TIMER B Output Compare 2 Low Register TANH Red C OOH NW N0050hOutput Compare 2 High Register TANH Red C NCH Red C NCH RACHR NW0050h 0050hSCISR SCIBRR SCIBRR SCIBRR SCIBRR SCIBRR SCI Control Register SCI EXTPR SCI EXTPR SCI EXTPR SCI EXTPR SCI EXTPR SCI	
0042h 0043hTBCR1 TBSCSRTimer B Control Register 1 Timer B Control/Status Register00h XxhR/W0044h 0045hTBIC1HR TBIC1LRTimer B Input Capture 1 Ligh RegisterxxhRead C0046h 0047h 0048hTBIC1LRTimer B Input Capture 1 Low RegisterxxhRead C0048h 0048hTIMER BTBCHR TBCLLRTimer B Output Compare 1 High Register80hR/W0048h 0049hTIMER BTBCHR TBCLRTimer B Output Compare 1 Low Register00hR/W0048h 0049hTBCLR TBCLRTimer B Counter High RegisterFFhRead C0048h 0048hTBCLRTimer B Alternate Counter High RegisterFChRead C0048h 0048hTBACLRTimer B Alternate Counter Low RegisterFChRead C0048h 0048hTBC2RTimer B Input Capture 2 High RegisterFChRead C0048h 004FhTBC2LRTimer B Output Compare 2 High RegisterxxhRead C0048h 004FhSCISRSCI Status Register00hR/W0050h 0050hSCICR1SCI Control Register00hR/W0050h 0055hSCICR2SCI Control Register200hR/W0057h toSCIERPRSCI Extended Receive Prescaler Register00hR/W0057h toSCIETPRSCI Extended Receive Prescaler Register00hR/W0057h toSCIETPRSCI Extended Receive Prescaler Register00hR/W0057h toSCIETPRSCI Extended Re	
0042h 0043hTBCR1 TBSCSRTimer B Control Register 1 Timer B Control/Status Register00h XxhR/W0044h 0045hTBIC1HR TBIC1LRTimer B Input Capture 1 Ligh RegisterxxhRead C0046h 0047h 0048hTBIC1LRTimer B Input Capture 1 Low RegisterxxhRead C0048h 0048hTIMER BTBCHR TBCLLRTimer B Output Compare 1 High Register80hR/W0048h 0049hTIMER BTBCHR TBCLRTimer B Output Compare 1 Low Register00hR/W0048h 0049hTBCLR TBCLRTimer B Counter High RegisterFFhRead C0048h 0048hTBCLRTimer B Alternate Counter High RegisterFChRead C0048h 0048hTBACLRTimer B Alternate Counter Low RegisterFChRead C0048h 0048hTBC2RTimer B Input Capture 2 High RegisterFChRead C0048h 004FhTBC2LRTimer B Output Compare 2 High RegisterxxhRead C0048h 004FhSCISRSCI Status Register00hR/W0050h 0050hSCICR1SCI Control Register00hR/W0050h 0055hSCICR2SCI Control Register200hR/W0057h toSCIERPRSCI Extended Receive Prescaler Register00hR/W0057h toSCIETPRSCI Extended Receive Prescaler Register00hR/W0057h toSCIETPRSCI Extended Receive Prescaler Register00hR/W0057h toSCIETPRSCI Extended Re	
0043h 0044hTBSCSR TBIC1HRTimer B Control/Status RegisterxxhR/W0044h 0045hTBIC1LR TBIC1LRTimer B Input Capture 1 High RegisterxxhRead 00046h 0046hTBOC1HR TBOC1LRTimer B Output Compare 1 High RegisterxxhRead 00047h 0047h 0048hTIMER BTBCHR TBCLRTimer B Output Compare 1 High Register80hR/W0048h 0048hTIMER BTBCHR TBCLRTimer B Counter High Register90hR/W004Ah 0048hTBCHR TBACHRTimer B Counter Low RegisterFChRead 0004Ah 004BhTBACHR TBACLRTimer B Alternate Counter High RegisterFChRead 0004Ah 004BhTBIC2LRTimer B Input Capture 2 High RegisterFChRead 0004Ch 004EhTBIC2LRTimer B Input Capture 2 Low RegisterXxhRead 0004Dh 004FhTBOC2LRTimer B Output Compare 2 Low RegisterXxhRead 00050h 0053hSCI SR SCI SCIDRSCI Status RegisterCOhRead 00053h 0055hSCISCICR1SCI Control Register1x000 000hR/W0055h 0055hSCIERPR SCI EXtended Transmit Prescaler Register00hR/W0057h toSCIETPRSCI Extended Transmit Prescaler Register00hR/W0057h toSCIETPRSCI Extended Transmit Prescaler Register00hR/W0057h toSCIETPRSCI Extended Transmit Prescaler Register00hR/W0057h to <td></td>	
0044h 0045hTBIC1HR TBIC1LRTimer B Input Capture 1 High Register Timer B Input Capture 1 Low Registerxxh Read C Register0046h 0046h 0047hTBOC1LR TBOC1LRTimer B Output Compare 1 Low Register Timer B Output Compare 1 Low Register80h R/W0048h 0049hTIMER B TBCLRTimer B Output Compare 1 Low Register TBCLR00h R/W0048h 0048hTIMER B TBCLRTimer B Counter High Register TBACHRFFh Read C0048h 004Ah 004AhTBACLR TBACLRTimer B Alternate Counter High Register Timer B Alternate Counter Low Register Timer B Alternate Counter Low RegisterFCh Read C004Ah 004AhTBACLR TBIC2HRTimer B Input Capture 2 High Register Timer B Input Capture 2 Low RegisterKh Red C004Ch 004ChTBIC2LR TIMER B Output Compare 2 Low Register SCIDRXh Red CRead C0050h 0050h 0052hSCISR SCI SCICR1SCI Status Register SCI Control Register1 SCI Control Register1COh X000 000h R/W0055h 0055hSCISCIERPR SCI Extended Receive Prescaler Register SCI Extended Receive Prescaler Register OOhOh R/W0057h to 0057h to 0057hSCISCI Extended Transmit Prescaler Register OOhOh R/W	
0045h 0046hTBIC1LR TBOC1HRTimer B Input Capture 1 Low Register Timer B Output Compare 1 High Register Timer B Output Compare 1 Low RegisterxxhRead C 80h0047h 0048hTIMER BTBC1LR TBC1LRTimer B Output Compare 1 Low Register00hR/W0048h 0049hTBCHR TBCLRTimer B Counter High RegisterFFhRead C0044h 0048hTBCLR TBACLRTimer B Counter Low RegisterFChRead C0048h 0048hTBACLR TBACLRTimer B Alternate Counter High RegisterFFhRead C0040h 004Ch 004ChTBIC2HR TBIC2LRTimer B Input Capture 2 High RegisterFFhRead C0044h 004FhTBIC2LRTimer B Output Compare 2 High RegisterxxhRead C004FhTBIC2LRTimer B Output Compare 2 Low RegisterxxhRead C0050h 0051h 0055hSCISR SCI CR1SCI Status RegisterC0hRew0053h 0055hSCISCICR1 SCICR2SCI Control Register1xxhR/W0057h to 0057h toSCIETPRSCI Extended Receive Prescaler Register00hR/W0057h to 006EhSCIETPRSCI Extended Transmit Prescaler Register00hR/W	Only
0046h 0047hTBOC1HR TBOC1LRTimer B Output Compare 1 High Register Timer B Output Compare 1 Low Register80h 00hR/W0048h 0049hTIMER BTBCHR TBCLRTimer B Output Compare 1 Low Register00hR/W0049h 004AhTBCLR TBACHRTimer B Counter High Register TBACLRFFhRead O004Ah 004BhTBACHR TBACLRTimer B Alternate Counter High Register TBACLRFFhRead O004Ch 004Eh 004EhTBC2LRTimer B Alternate Counter Low Register TBIC2HRFChRead O004FhTBIC2LR TBOC2LRTimer B Input Capture 2 High Register TBOC2LRxxhRead O0050h 0055hSCISR SCI DRSCI Status Register SCI Data RegisterCOhRead O0055h 0055hSCISCICR1 SCI CCR1SCI Sci Status Register SCI Extended Receive Prescaler Register SCI Extended Receive Prescaler Register OOhOhR/W0057h to 0057hSCIETPRSCI Extended Receive Prescaler Register SCI Extended Transmit Prescaler RegisterOhR/W	
0047h 0048h 0049hTIMER BTBOC1LR TBCHR TBCLRTimer B Output Compare 1 Low Register Timer B Counter High Register00h FFhR/W0049h 004AhTIMER BTBCHR TBCLR TBACHR TBACLRTimer B Counter Low Register Timer B Alternate Counter High Register Timer B Alternate Counter High RegisterFChRead O004Ch 004Ch 004Dh 004EhTBC2HR TBC2HR TBC2HRTimer B Alternate Counter Low Register Timer B Input Capture 2 High Register Timer B Input Capture 2 Low RegisterFChRead O004FhTBIC2HR TBC2LRTimer B Output Compare 2 Low Register Timer B Output Compare 2 Low RegisterxxhRead O004FhTBOC2LRTimer B Output Compare 2 Low Register TBOC2LRxxhRead O0050h 0051h 0053hSCISR SCIBRRSCI Status Register SCI Data RegisterCOhRead O0053h 0055hSCISCICR1 SCICR1SCI Control Register1 SCI Control Register1 SCI Extended Receive Prescaler Register SCI Extended Transmit Prescaler Register OOhOhR/W0057h to 0057h to 0057hSCIETPRSCI Extended Transmit Prescaler Register SCI Extended Transmit Prescaler Register OOhOhR/W	Unity
0048h 0049hTIMER BTBCHR TBCLR TBACHR TBACHR TBACHR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBACLR TBIC2HR 004Ch 0052h 0055h 0055h 0056hTBCHR TBOC2LR SCI SR SCISR SCISR SCISR SCICR1 SCI Data Register SCI Data Register SCI Data Register SCI Data Register SCI Control Register1 SCI Control Register1 SCI Control Register2 SCI Control Register2 SCI Control Register2 SCI Control Register2 SCI Control Register2 SCI Extended Receive Prescaler Register OOh SCI Extended Transmit Prescaler Register OOh R/W OOb OOS7h to O057h toSCISCISCISCI0057h to 006EhSCISCISCI Extended Transmit Prescaler Register OOh R/WOhR/W	
0049h 004AhTBCLR TBACHRTimer B Counter Low Register Timer B Alternate Counter High Register Timer B Alternate Counter Low RegisterFChRead C004Bh 004ChTBACLR TBIC2HRTimer B Alternate Counter Low Register Timer B Input Capture 2 High RegisterFChRead C004Dh 004EhTBIC2LR TBOC2HRTimer B Input Capture 2 High Register Timer B Output Compare 2 High RegisterxxhRead C004FhTBOC2LR TBOC2LRTimer B Output Compare 2 High Register TBOC2LRxhRead C0050h 0050hSCISR SCIDRSCI Status Register SCI Data RegisterCOhRead C0050h 0052hSCISCICR1 SCICR1SCI Control Register1 SCI Control Register1x000 0000h R/W0055h 0056hSCIERPR SCI EXTENDEd RegisterSCI Extended Receive Prescaler Register OOhOhR/W0057h to 006EhSCIETPRSCI Extended Transmit Prescaler Register SCI Extended Transmit Prescaler RegisterOhR/W	Ombr
004Ah 004Bh 004Ch 004Dh 004DhTBACHR TBACLR TBIC2HR TBIC2HR TBIC2HR TBIC2LRTimer B Alternate Counter Low Register Timer B Input Capture 2 High Register Timer B Input Capture 2 Low Register Timer B Output Compare 2 High Register Timer B Output Compare 2 Low RegisterFFh Read 0 Read 0004Eh 004FhTBOC2HR TBOC2LRTimer B Output Compare 2 High Register Timer B Output Compare 2 Low Register80h R/W0050h 0051h 0052h 0053hSCISR SCIDR SCIDRSCI Status Register SCI Data Register SCI Data RegisterCOh Read 0 N/W0053h 0055h 0055hSCISCICR1 SCICR2 SCI Extended Receive Prescaler Register SCI Extended Receive Prescaler Register OOh00h R/W0057h to 0057h to 006EhSCIETPRSCI Extended Transmit Prescaler Register OOh00h R/W	•
004Bh 004Ch 004Dh 004Eh 004FhTBACLR TBIC2HRTimer B Alternate Counter Low Register Timer B Input Capture 2 High Register Timer B Input Capture 2 Low Register Timer B Output Compare 2 High Register Timer B Output Compare 2 High Register Timer B Output Compare 2 Low Register Output Compare 2 Low RegisterFCh xxhRead C Read C Red C0050h 0051h 0052h 0053h 0055h 0056hSCISR SCISCI Status Register SCI DR SCI DR SCI DR SCI DR SCI DR SCI DR SCI Data Register SCI Data Register SCI Control Register1 SCI Control Register2 SCI Control Register2 OOhCOh Read C xxh0055h 0055h 0055hSCI ETPR SCI ETPRSCI Extended Receive Prescaler Register SCI Extended Transmit Prescaler Register OOhOoh R/W0057h to 006EhSCI SCI SCI SCI SCI Extended Transmit Prescaler Register OOhR/W	
004Ch 004Dh 004Eh 004FhTBIC2HR TBOC2HR TBOC2LRTimer B Input Capture 2 High Register Timer B Output Compare 2 High Register Timer B Output Compare 2 High Register Timer B Output Compare 2 Low Registerxxh Read C 80hRead C 80h0050h 0051h 0052h 0052h 0053h 0053hSCISR SCIDRSCI Status Register SCIDRC0h SCI Data Register SCI Data RegisterC0h xxh Read C 80hRead C 80h0050h 0051h 0052h 0053h 0055hSCISR SCISCI Status Register SCI Data RegisterC0h xxh Read C 80hRead C 80h0050h 0055h 0056hSCISCISR SCI CR1 SCI CR2SCI Control Register1 SCI Extended Receive Prescaler Register SCI Extended Transmit Prescaler Register 00h00h R/W0057h to 006EhCom SCIETPRReserved (24 Bytes)Reserved (24 Bytes)	
004Dh 004Eh 004FhTBIC2LR TBOC2HR TBOC2LRTimer B Input Capture 2 Low Register Timer B Output Compare 2 High Register Timer B Output Compare 2 Low Registerxxh 80h R/WRead C 80h R/W0050h 0051h 0052h 0052h 0053h 0053hSCISR SCIDRSCI Status Register SCIDRC0h SCI Data Register SCI Data RegisterC0h xxh R/W0050h 0052h 0053h 0053h 0054hSCISR SCICR1SCI Status Register SCI Control RegisterC0h xxh R/W0053h 0055h 0056hSCISCICR1 SCI EXTENDEd Receive Prescaler Register SCI Extended Transmit Prescaler Register00h 00hR/W0057h to 006EhSCISCI Extended Transmit Prescaler Register00h OthR/W	•
004Eh 004FhTBOC2HR TBOC2LRTimer B Output Compare 2 High Register Timer B Output Compare 2 Low Register80h 00hR/W0050h 0051h 0052h 0053h 0053hSCISR SCIDRSCI Status Register SCIDRC0h xxhRead O xxh0050h 0052h 0053h 0053h 0054hSCISR SCI SCICR1SCI Data Register SCI Control RegisterO0hR/W0053h 0054h 0055hSCISCICR1 SCICR2SCI Control Register1 SCI Control Register2 SCI Extended Receive Prescaler RegisterO0h O0hR/W0056hSCIETPR SCI ETPRSCI Extended Transmit Prescaler Register SCI Extended Transmit Prescaler RegisterO0h O0hR/W0057h to 006EhSCISCI SCI SCI SCI SCI Extended (24 Bytes)SCI SCI SCI SCI SCI SCI SCI SCI SCI SCI	•
004FhTBOC2LRTimer B Output Compare 2 Low Register00hR/W0050h 0051h 0052h 0053h 0053hSCISR SCIDRSCI Status Register SCIDRC0hRead O xxhSCIDR SCIDRSCI Data Register SCI Baud Rate Register00hR/W0053h 0054h 0055h 0056hSCISCICR1 SCICR2SCI Control Register1 SCI Control Register2 SCI Extended Receive Prescaler Register00hR/W0056hSCIERPR SCI ETPRSCI Extended Receive Prescaler Register SCI Extended Transmit Prescaler Register00hR/W0057h to 006EhSCISCI Extended Transmit Prescaler RegisterSCISCI	Only
0050h 0051h 0051h 0052h 0053h 0053h 0054h 0053h 0054h       SCISR SCIDR       SCI Status Register SCI Data Register       C0h xxh       Read O R/W         0050h 0053h 0054h       SCI       SCIBRR       SCI Data Register       00h       R/W         0053h 0054h       SCI       SCICR1       SCI Control Register1       00h       R/W         0055h 0056h       SCIERPR       SCI Extended Receive Prescaler Register       00h       R/W         0056h       SCIETPR       SCI Extended Transmit Prescaler Register       00h       R/W         0057h to 006Eh       Extended Iransmit Prescaler Register       00h       R/W	
0051h 0052h 0053hSCIDRSCI Data RegisterxxhR/W0052h 0053h 0054hSCISCIBRRSCI Baud Rate Register00hR/W0053h 0054hSCISCICR1SCI Control Register1x000 0000hR/W0055h 0056hSCIERPRSCI Control Register200hR/W0056hSCIETPRSCI Extended Receive Prescaler Register00hR/W0057h to 006EhSCIETPRSCI Extended Transmit Prescaler Register00hR/W	
0052h 0053h 0054hSCI BRR SCISCI Baud Rate Register00h R/W0053h 0054hSCISCI CR1 SCICR2 SCI CR2 SCI Extended Receive Prescaler Register00h R/W0055h 0056hSCI Extended Receive Prescaler Register00h 00h0057h to 006EhReserved (24 Bytes)	Only
0053h     SCI     SCICR1     SCI Control Register1     x000 0000h     R/W       0054h     SCICR2     SCI Control Register2     00h     R/W       0055h     SCIERPR     SCI Extended Receive Prescaler Register     00h     R/W       0056h     SCIETPR     SCI Extended Transmit Prescaler Register     00h     R/W       0057h     SCIETPR     Reserved (24 Bytes)     00h     R/W	
0054h     SCICR2     SCI Control Register2     00h     R/W       0055h     SCIERPR     SCI Extended Receive Prescaler Register     00h     R/W       0056h     SCIETPR     SCI Extended Transmit Prescaler Register     00h     R/W       0057h     SCIETPR     Reserved (24 Bytes)     00h     R/W	
0055h 0056h     SCIERPR SCIETPR     SCI Extended Receive Prescaler Register     00h 00h     R/W       0057h to 006Eh     Reserved (24 Bytes)     00h     R/W	
0056h     SCIETPR     SCI Extended Transmit Prescaler Register     00h     R/W       0057h to 006Eh     Reserved (24 Bytes)     V     V     V	
0057h to 006Eh	
to Reserved (24 Bytes) 006Eh	
006Eh	
006Fh ADCDRL Data Register Low <sup>3)</sup> 00h Read 0	Only
0070h ADC ADCDRH Data Register High <sup>3)</sup> 00h Read C	
0071hADCCSRControl/Status Register00hR/W	<b>y</b>
0072h FLASH FCSR Flash Control Register 00h R/	/W
0073h	
to Reserved (13 Bytes)	
007Fh	

57

## Legend: x=Undefined, R/W=Read/Write

#### Notes:

۲7/

1. The contents of the I/O port DR registers are readable only in output configuration. In input configuration, the values of the I/O pins are returned instead of the DR register contents.

2. The bits associated with unavailable pins must always keep their reset value.

3. For compatibility with the ST72C254, the ADCDRL and ADCDRH data registers are located with the LSB on the lower address (6Fh) and the MSB on the higher address (70h). As this scheme is not little Endian, the ADC data registers cannot be treated by C programs as an integer, but have to be treated as two obsolete Product(s) - Obsolete Product(s) char registers.

## 4 FLASH PROGRAM MEMORY

## 4.1 Introduction

The ST7 single voltage extended Flash (XFlash) is a non-volatile memory that can be electrically erased and programmed either on a byte-by-byte basis or up to 32 bytes in parallel.

The XFlash devices can be programmed off-board (plugged in a programming tool) or on-board using In-Circuit Programming or In-Application Programming.

The array matrix organisation allows each sector to be erased and reprogrammed without affecting other sectors.

## 4.2 Main Features

- ICP (In-Circuit Programming)
- IAP (In-Application Programming)
- ICT (In-Circuit Testing) for downloading and executing user application test patterns in RAM
- Sector 0 size configurable by option byte
- Read-out and write protection against piracy

## **4.3 PROGRAMMING MODES**

The ST7 can be programmed in three different ways:

- Insertion in a programming tool. In this mode, FLASH sectors 0 and 1 and option byte row can be programmed or erased.
- In-Circuit Programming. In this mode, FLASH sectors 0 and 1 and option byte row can be programmed or erased without removing the device from the application board.
- In-Application Programming. In this mode, sector 1 can be programmed or erased without removing the device from the application

board and while the application is running.

## 4.3.1 In-Circuit Programming (ICP)

ICP uses a protocol called ICC (In-Circuit Communication) which allows an ST7 plugged on a printed circuit board (PCB) to communicate with an external programming device connected via cable. ICP is performed in three steps:

Switch the ST7 to ICC mode (In-Circuit Communications). This is done by driving a specific signal sequence on the ICCCLK/DATA pins while the RESET pin is pulled low. When the ST7 enters ICC mode, it fetches a specific RESET vector which points to the ST7 System Memory containing the ICC protocol routine. This routine enables the ST7 to receive bytes from the ICC interface.

- Download ICP Driver code in RAM from the ICCDATA pin
- Execute ICP Driver code in RAM to program the FLASH memory

Depending on the ICP Driver code downloaded in RAM, FLASH memory programming can be fully customized (number of bytes to program, program locations, or selection of the serial communication interface for downloading).

## 4.3.2 In Application Programming (IAP)

This mode uses an IAP Driver program previously programmed in Sector 0 by the user (in ICP mode).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored etc.)

IAP mode can be used to program any memory areas except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.



## FLASH PROGRAM MEMORY (Cont'd)

## 4.4 ICC interface

ICP needs a minimum of 4 and up to 7 pins to be connected to the programming tool. These pins are:

- RESET: device reset
- V<sub>SS</sub>: device power supply ground
- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input serial data pin
- ICCSEL: ICC selection (not required on devices without ICCSEL pin)
- OSC1: main clock input for external source (not required on devices without OSC1/OSC2 pins)
- V<sub>DD</sub>: application board power supply (optional, see Note 3)

#### Notes:

1. If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to be implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.

2. During the ICP session, the programming tool must control the RESET pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (push pull output or pull-up resistor<1K). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with R>1K or a reset management IC with open drain output and pull-up resistor>1K, no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.

3. The use of Pin 7 of the ICC connector depends on the Programming Tool architecture. This pin must be connected when using most ST Programming Tools (it is used to monitor the application power supply). Please refer to the Programming Tool manual.

4. Pin 9 has to be connected to the OSC1 pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte. ST7 devices with multi-oscillator capability need to have OSC2 grounded in this case.




Figure 6. Typical ICC Interface

## FLASH PROGRAM MEMORY (Cont'd)

#### **4.5 Memory Protection**

There are two different types of memory protection: Read Out Protection and Write/Erase Protection which can be applied individually.

#### 4.5.1 Read out Protection

Read-out protection, when selected, provides a protection against Program Memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

In flash devices, this protection is removed by reprogramming the option. In this case the program memory is automatically erased and the device can be reprogrammed.

Read-out protection selection depends on the device type:

- In Flash devices it is enabled and removed through the FMP\_R bit in the option byte.
- In ROM devices it is enabled by mask option specified in the Option List.

#### 4.5.2 Flash Write/Erase Protection

Write/erase protection, when set, makes it impossible to both overwrite and erase program memory. Its purpose is to provide advanced security to applications and prevent any change being made to the memory content.

**Warning**: Once set, Write/erase protection can never be removed. A write-protected flash device is no longer reprogrammable.

Write/erase protection is enabled through the FMP\_W bit in the option byte.

## 4.6 Related Documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Programming Reference Manual and to the ST7 ICC Protocol Reference Manual.

AN1477: Emulated data EEPROM with XFlash memory

AN1576: IAP drivers for ST7 HDFlash or XFlash MCUs

AN1575: On Board Programming methods for ST7 HDFlash or XFlash MCUs

AN1070: Checksum self checking capability

## 4.7 Register Description

#### FLASH CONTROL/STATUS REGISTER (FCSR) Read/Write

Reset Value: 000 0000 (00h) 1st RASS Key: 0101 0110 (56h) 2nd RASS Key: 1010 1110 (AEh)

7	)						0
0	0	0	0	0	OPT	LAT	PGM

**Note:** This register is reserved for programming using ICP, IAP or other programming methods. It controls the XFlash programming and erasing operations.

When an EPB or another programming tool is used (in socket or ICP mode), the RASS keys are sent automatically.

# **5 CENTRAL PROCESSING UNIT**

## **5.1 INTRODUCTION**

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

## **5.2 MAIN FEATURES**

- Enable executing 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes (with indirect addressing mode)
- Two 8-bit index registers
- 16-bit stack pointer
- Low power HALT and WAIT modes
- Priority maskable hardware interrupts
- Non-maskable software/hardware interrupts

#### **5.3 CPU REGISTERS**

The 6 CPU registers shown in Figure 7 are not present in the memory mapping and are accessed by specific instructions.

#### Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.


#### Index Registers (X and Y)

These 8-bit registers are used to create effective addresses or as temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures.

#### Program Counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).




## CENTRAL PROCESSING UNIT (Cont'd)

Condition Code Register (CC)

Read/Write

Reset Value: 111x1xxx



The 8-bit Condition Code register contains the interrupt masks and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

## **Arithmetic Management Bits**

Bit  $4 = \mathbf{H}$  Half carry.

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instructions. It is reset by hardware during the same instructions.

0: No half carry has occurred.

1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

Bit 2 = N Negative.

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It's a copy of the result  $7^{\text{th}}$  bit.

0: The result of the last operation is positive or null.

1: The result of the last operation is negative (i.e. the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

## Bit 1 = **Z** Zero.

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

0: The result of the last operation is different from zero.

1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

## Bit 0 = C Carry/borrow.

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.

0: No overflow or underflow has occurred. 1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

## **Interrupt Management Bits**

## Bit 5,3 = 11, 10 Interrupt

The combination of the I1 and I0 bits gives the current interrupt software priority.

Interrupt Software Priority	1	10
Level 0 (main)	1	0
Level 1	0	1
Level 2	0	0
Level 3 (= interrupt disable)	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (IxSPR). They can be also set/ cleared by software with the RIM, SIM, IRET, HALT, WFI and PUSH/POP instructions.

See the interrupt management chapter for more details.




## CENTRAL PROCESSING UNIT (Cont'd)

Stack Pointer (SP)

Read/Write

Reset Value: 01 7Fh



The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 8).


Since the stack is 128 bytes deep, the 8 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address. The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

**Note:** When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 8

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.



## **6 SUPPLY, RESET AND CLOCK MANAGEMENT**

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components. An overview is shown in Figure 10.

For more details, refer to dedicated parametric section.

## **Main Features**

- Optional PLL for multiplying the frequency by 2 (not to be used with internal RC oscillator)
- Reset Sequence Manager (RSM)
- Multi-Oscillator Clock Management (MO)
  - 4 Crystal/Ceramic resonator oscillators
  - 1 Internal RC oscillator
- System Integrity Management (SI)
  - Main supply Low Voltage Detector (LVD)
  - Auxiliary Voltage Detector (AVD) with interrupt capability for monitoring the main supply


## 6.1 PHASE LOCKED LOOP


If the clock frequency input to the PLL is in the 2 to 4 MHz range, the PLL can be used to multiply the frequency by two to obtain an  $f_{OSC2}$  of 4 to 8 MHz.

The PLL is enabled by option byte. If the PLL is disabled, then  $f_{OSC2} = f_{OSC}/2$ .

**Caution:** The PLL is not recommended for applications where timing accuracy is required. See "PLL Characteristics" on page 139.

## Figure 9. PLL Block Diagram





## 6.2 MULTI-OSCILLATOR (MO)

The main clock of the ST7 can be generated by four different source types coming from the multioscillator block:

- an external source
- 5 crystal or ceramic resonator oscillators
- an internal high frequency RC oscillator

Each oscillator is optimized for a given frequency range in terms of consumption and is selectable through the option byte. The associated hardware configurations are shown in Table 3. Refer to the electrical characteristics section for more details.

**Caution:** The OSC1 and/or OSC2 pins must not be left unconnected. For the purposes of Failure Mode and Effects Analysis, it should be noted that if the OSC1 and/or OSC2 pins are left unconnected, the ST7 main oscillator may start and, in this configuration, could generate an  $f_{OSC}$  clock frequency in excess of the allowed maximum (>16MHz.), putting the ST7 in an unsafe/undefined state. The product behaviour must therefore be considered undefined when the OSC pins are left unconnected.

## **External Clock Source**

57/

In this external clock mode, a clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC1 pin while the OSC2 pin is tied to ground.

## **Crystal/Ceramic Oscillators**

This family of oscillators has the advantage of producing a very accurate rate on the main clock of the ST7. The selection within a list of 5 oscillators with different frequency ranges has to be done by option byte in order to reduce consumption (refer to Section 15.1 on page 162 for more details on the frequency ranges). In this mode of the multioscillator, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

These oscillators are not stopped during the RESET phase to avoid losing time in the oscillator start-up phase.

#### Internal RC Oscillator


This oscillator allows a low cost solution for the main clock of the ST7 using only an internal resistor and capacitor. Internal RC oscillator mode has the drawback of a lower frequency accuracy and should not be used in applications that require accurate timing.

In this mode, the two oscillator pins have to be tied to ground.

#### **Related documentation**

AN1530: Accurate timebase for low cost ST7 applications with internal RC.

Table 3. ST7 Clock Sources



## 6.3 RESET SEQUENCE MANAGER (RSM)

#### 6.3.1 Introduction

The reset sequence manager includes three RE-SET sources as shown in Figure 12:

- External RESET source pulse
- Internal LVD RESET (Low Voltage Detection)
- Internal WATCHDOG RESET

These sources act on the RESET pin and it is always kept low during the delay phase.

The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.

The basic RESET sequence consists of 3 phases as shown in Figure 11:


- Active Phase depending on the RESET source
- 4096 CPU clock cycle delay (selected by option byte)
- RESET vector fetch

The 4096 CPU clock cycle delay allows the oscillator to stabilise and ensures that recovery has taken place from the Reset state. The shorter or longer clock cycle delay should be selected by option byte to correspond to the stabilization time of the external oscillator used in the application.

## Figure 12. Reset Block Diagram

The RESET vector fetch phase duration is 2 clock cycles.


## Figure 11. RESET Sequence Phases



## 6.3.2 Asynchronous External RESET pin

The **RESET** pin is both an input and an open-drain output with integrated R<sub>ON</sub> weak pull-up resistor. This pull-up has no fixed value but varies in accordance with the input voltage. It can be pulled low by external circuitry to reset the device. See Electrical Characteristic section for more details.

A RESET signal originating from an external source must have a duration of at least  $t_{h(\underline{RSTL})in}$  in order to be recognized (see Figure 13). This detection is asynchronous and therefore the MCU can enter reset state even in HALT mode.



## **RESET SEQUENCE MANAGER** (Cont'd)

The **RESET** pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.

## 6.3.3 External Power-On RESET

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until  $V_{DD}$  is over the minimum level specified for the selected f<sub>OSC</sub> frequency.

A proper reset signal for a slow rising V<sub>DD</sub> supply can generally be provided by an external RC network connected to the **RESET** pin.

#### 6.3.4 Internal Low Voltage Detector (LVD) RESET

Two different RESET sequences caused by the internal LVD circuitry can be distinguished:

- Power-On RESET
- Voltage Drop RESET


The device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low when  $V_{DD}{<}V_{IT{+}}$  (rising edge) or  $V_{DD} < V_{IT}$  (falling edge) as shown in Figure 13.

The LVD filters spikes on  $V_{DD}$  larger than  $t_{q(VDD)}$  to avoid parasitic resets.

## 6.3.5 Internal Watchdog RESET

The RESET sequence generated by a internal Watchdog counter overflow is shown in Figure 13.

Starting from the Watchdog counter underflow, the device RESET pin acts as an output that is pulled low during at least tw(RSTL)out.



## Figure 13. RESET Sequences

57/

## 6.4 SYSTEM INTEGRITY MANAGEMENT (SI)

The System Integrity Management block contains group the Low voltage Detector (LVD) and Auxiliary Voltage Detector (AVD) functions. It is managed by the SICSR register.

**Note:** A reset can also be triggered following the detection of an illegal opcode or prebyte code. Refer to Section 12.2.1 on page 123 for further details.

#### 6.4.1 Low Voltage Detector (LVD)

The Low Voltage Detector function (LVD) generates a static reset when the V<sub>DD</sub> supply voltage is below a V<sub>IT</sub>- reference value. This means that it secures the power-up as well as the power-down keeping the ST7 in reset.

The  $V_{IT-}$  reference value for a voltage drop is lower than the  $V_{IT+}$  reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD Reset circuitry generates a reset when  $V_{DD}$  is below:

 $-V_{IT+}$  when  $V_{DD}$  is rising

 $- V_{IT}$  when  $V_{DD}$  is falling

The LVD function is illustrated in Figure 14.

The voltage threshold can be configured by option byte to be low, medium or high.

Provided the minimum  $V_{DD}$  value (guaranteed for the oscillator frequency) is above  $V_{IT-}$ , the MCU can only be in two modes:

- under full software control
- in static safe reset

In these conditions, secure operation is always ensured for the application without the need for external reset hardware.

During a Low Voltage Detector Reset, the RESET pin is held low, thus permitting the MCU to reset other devices.


#### Notes:

The LVD allows the device to be used without any external RESET circuitry.

The LVD is an optional function which can be selected by option byte.

Use of LVD with capacitive power supply: with this type of power supply, if power cuts occur in the application, it is recommended to pull  $V_{DD}$  down to 0V to ensure optimum restart conditions. Refer to circuit example in Figure 91 on page 151 and note 6.

It is recommended to make sure that the  $V_{DD}$  supply voltage rises monotonously when the device is exiting from Reset, to ensure the application functions properly.



## Figure 14. Low Voltage Detector vs Reset

## SYSTEM INTEGRITY MANAGEMENT (Cont'd)

## 6.4.2 Auxiliary Voltage Detector (AVD)

The Voltage Detector function (AVD) is based on an analog comparison between a V<sub>IT</sub> and V<sub>IT</sub> reference value and the V<sub>DD</sub> main supply. The V<sub>IT</sub> reference value for falling voltage is lower than the V<sub>IT</sub> reference value for rising voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator is directly readable by the application software through a real time status bit (VDF) in the SICSR register. This bit is read only.

**Caution**: The AVD functions only if the LVD is enabled through the option byte.

## 6.4.2.1 Monitoring the V<sub>DD</sub> Main Supply

The AVD voltage threshold value is relative to the selected LVD threshold configured by option byte (see Section 15.1 on page 162).

If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the  $V_{\text{IT+(AVD)}}$  or  $V_{\text{IT-(AVD)}}$  threshold (AVDF bit toggles).

## Figure 15. Using the AVD to Monitor V<sub>DD</sub>

57/


In the case of a drop in voltage, the AVD interrupt acts as an early warning, allowing software to shut down safely before the LVD resets the microcontroller. See Figure 15.

The interrupt on the rising edge is used to inform the application that the  $V_{DD}$  warning state is over.

If the voltage rise time  $t_{rv}$  is less than 256 or 4096 CPU cycles (depending on the reset delay selected by option byte), no AVD interrupt will be generated when  $V_{IT+(AVD)}$  is reached.

If t<sub>rv</sub> is greater than 256 or 4096 cycles then:

- If the AVD interrupt is enabled before the  $V_{IT+(AVD)}$  threshold is reached, then 2 AVD interrupts will be received: the first when the AVDIE bit is set, and the second when the threshold is reached.
- If the AVD interrupt is enabled after the V<sub>IT+(AVD)</sub> threshold is reached then only one AVD interrupt will occur.



## SYSTEM INTEGRITY MANAGEMENT (Cont'd)

#### 6.4.3 Low Power Modes

Mode	Description
WAIT	No effect on SI. AVD interrupts cause the device to exit from Wait mode.
HALT	The SICSR register is frozen.

## 6.4.3.1 Interrupts

obsolete Product(s) - Obsolete Product(s) The AVD interrupt event generates an interrupt if the corresponding Enable Control Bit (AVDIE) is

set and the interrupt mask in the CC register is reset (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
AVD event	AVDF	AVDIE	Yes	No

## SYSTEM INTEGRITY MANAGEMENT (Cont'd)

## 6.4.4 Register Description

## SYSTEM INTEGRITY (SI) CONTROL/STATUS REGISTER (SICSR)

Read/Write

Reset Value: 000x 000x (00h)

7							0
0	AVD IE	AVD F	LVD RF	0	0	0	WDG RF

Bit 7 = Reserved, always read as 0.

Bit 6 = **AVDIE** Voltage Detector interrupt enable This bit is set and cleared by software. It enables an interrupt to be generated when the AVDF flag changes (toggles). The pending interrupt information is automatically cleared when software enters the AVD interrupt routine.

0: AVD interrupt disabled

1: AVD interrupt enabled

## Bit 5 = AVDF Voltage Detector flag

This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt request is generated when the AVDF bit changes value. 0:  $V_{DD}$  over  $V_{IT+(AVD)}$  threshold 1:  $V_{DD}$  under  $V_{IT-(AVD)}$  threshold

#### Bit 4 = LVDRF LVD reset flag

This bit indicates that the last Reset was generated by the LVD block. It is set by hardware (LVD reset) and cleared by software (writing zero). See WDGRF flag description for more details. When the LVD is disabled by OPTION BYTE, the LVDRF bit value is undefined.

Bit 3:1 = Reserved, must be kept cleared.

## Bit 0 = **WDGRF** *Watchdog reset flag*

This bit indicates that the last Reset was generated by the Watchdog peripheral. It is set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD Reset (to ensure a stable cleared state of the WDGRF flag when CPU starts).

Combined with the LVDRF flag information, the flag description is given by the following table.

RESET Sources	LVDRF	WDGRF
External RESET pin	0	0
Watchdog	0	1
LVD	1	Х

## **Application Notes**

The LVDRF flag is not cleared when another RE-SET type occurs (external or watchdog), the LVDRF flag remains set to keep trace of the original failure. In this case, a watchdog reset can be detected by software while an external reset can not.

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0005h	SICSR		AVDIE	AVDF	LVDRF				WDGRF
0025h	Reset Value	0	0	0	х	0	0	0	х

# **7 INTERRUPTS**

## 7.1 INTRODUCTION

The ST7 enhanced interrupt management provides the following features:

- Hardware interrupts
- Software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
  - Up to 4 software programmable nesting levels
  - Up to 16 interrupt vectors fixed by hardware
- 2 non-maskable events: RESET and TRAP
   This interrupt management is based on:
- Bit 5 and bit 3 of the CPU CC register (I1:0),
- Interrupt software priority registers (ISPRx),
- Fixed interrupt vector addresses located at the high addresses of the memory map (FFE0h to FFFFh) sorted by hardware priority order.

This enhanced interrupt controller guarantees full upward compatibility with the standard (not nested) ST7 interrupt controller.

## 7.2 MASKING AND PROCESSING FLOW

The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx registers which give the interrupt software priority level of each interrupt vector (see Table 4). The processing flow is shown in Figure 16

## Figure 16. Interrupt Processing Flowchart

When an interrupt request has to be serviced:


- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- I1 and I0 bits of CC register are set according to the corresponding values in the ISPRx registers of the serviced interrupt vector.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to "Interrupt Mapping" table for vector addresses).

The interrupt service routine should end with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

**Note**: As a consequence of the IRET instruction, the I1 and I0 bits will be restored from the stack and the program in the previous level will resume.

## Table 4. Interrupt Software Priority Levels

Interrupt software priority	Level	l1	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	★	0	0
Level 3 (= interrupt disable)	High	1	1




## **Servicing Pending Interrupts**

As several interrupts can be pending at the same time, the interrupt to be taken into account is determined by the following two-step process:

- the highest software priority interrupt is serviced,
- if several interrupts have the same software priority then the interrupt with the highest hardware priority is serviced first.

Figure 17 describes this decision process.

## **Figure 17. Priority Decision Process**



When an interrupt request is not serviced immediately, it is latched and then processed when its software priority combined with the hardware priority becomes the highest one.

**Note 1**: The hardware priority is exclusive while the software one is not. This allows the previous process to succeed with only one interrupt.

**Note 2**: RESET and TRAP are non-maskable and they can be considered as having the highest software priority in the decision process.

## **Different Interrupt Vector Sources**

Two interrupt source types are managed by the ST7 interrupt controller: the non-maskable type (RESET and TRAP) and the maskable type (external or from internal peripherals).

## Non-Maskable Sources

These sources are processed regardless of the state of the 11 and 10 bits of the CC register (see Figure 16). After stacking the PC, X, A and CC registers (except for RESET), the corresponding vector is loaded in the PC register and the 11 and 10 bits of the CC are set to disable interrupts (level

3). These sources allow the processor to exit HALT mode.

TRAP (Non Maskable Software Interrupt)

This software interrupt is serviced when the TRAP instruction is executed. It will be serviced according to the flowchart on Figure 16 as a TLI.

#### RESET

The RESET source has the highest priority in the ST7. This means that the first current routine has the highest software priority (level 3) and the highest hardware priority.

See the RESET chapter for more details.

## Maskable Sources

Maskable interrupt vector sources can be serviced if the corresponding interrupt is enabled and if its own interrupt software priority (in ISPRx registers) is higher than the one currently being serviced (I1 and I0 in CC register). If any of these two conditions is false, the interrupt is latched and thus remains pending.

External Interrupts

External interrupts allow the processor to exit from HALT low power mode.

External interrupt sensitivity is software selectable through the Miscellaneous registers (MISCRx).

External interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

If several input pins of a group connected to the same interrupt vector request an interrupt simultaneously, the interrupt vector will be serviced. Software can read the pin levels to identify which pin(s) are the source of the interrupt.

If several input pins are selected simultaneously as interrupt source, these are logically NANDed. For this reason if one of the interrupt pins is tied low, it masks the other ones.

Peripheral Interrupts

Usually the peripheral interrupts cause the MCU to exit from HALT mode except those mentioned in the "Interrupt Mapping" table.

A peripheral interrupt occurs when a specific flag is set in the peripheral status registers and if the corresponding enable bit is set in the peripheral control register.

The general sequence for clearing an interrupt is based on an access to the status register followed by a read or write to an associated register.

**Note**: The clearing sequence resets the internal latch. A pending interrupt (i.e. waiting for being serviced) will therefore be lost if the clear sequence is executed.

57

## 7.3 INTERRUPTS AND LOW POWER MODES

All interrupts allow the processor to exit the WAIT low power mode. On the contrary, only external and other specified interrupts allow the processor to exit the HALT modes (see column "Exit from HALT" in "Interrupt Mapping" table). When several pending interrupts are present while exiting HALT mode, the first one serviced can only be an interrupt with exit from HALT mode capability and it is selected through the same decision process shown in Figure 17.

**Note**: If an interrupt, that is not able to Exit from HALT mode, is pending with the highest priority when exiting HALT mode, this interrupt is serviced after the first one serviced.

#### 7.4 CONCURRENT & NESTED MANAGEMENT


The following Figure 18 and Figure 19 show two different interrupt management modes. The first is called concurrent mode and does not allow an interrupt to be interrupted, unlike the nested mode in Figure 19. The interrupt hardware priority is given in this order from the lowest to the highest: MAIN, IT4, IT3, IT2, IT1, IT0. The software priority is given for each interrupt.

**Warning**: A stack overflow may occur without notifying the software of the failure.

**Note:** TLI (Top Level Interrupt) is not available in this product.

#### **Related Documentation**

AN1044: Multiple interrupt source management for ST7 MCUs



# Figure 18. Concurrent Interrupt Management

## Figure 19. Nested Interrupt Management

	E SOFTWARE PRIORITY LEVEL 3 1 1 TL
	2 0 0 <sup>Q</sup> <sub>II</sub>
Щ	1 0 1 ¥ 1 0 1 ¥
	3 1 1 <b>b</b>
	[T]4
	3/0 10

## 7.5 INTERRUPT REGISTER DESCRIPTION

## **CPU CC REGISTER INTERRUPT BITS**

Read/Write

Reset Value: 111x 1010 (xAh)

7							0	
1	1	11	н	10	Ν	Z	С	

Bit 5, 3 = 11, 10 Software Interrupt Priority

These two bits indicate the current interrupt software priority.

Interrupt Software Priority	Level	1	10
Level 0 (main)	Low	1	0
Level 1		0	1
Level 2	. ★	0	0
Level 3 (= interrupt disable*)	High	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx).

They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and PUSH/POP instructions (see "Interrupt Dedicated Instruction Set" table).

\*Note: TRAP and RESET events are non maskable sources and can interrupt a level 3 program.

# INTERRUPT SOFTWARE PRIORITY REGISTERS (ISPRX)

Read/Write (bits 7:4 of **ISPR3** are read only) Reset Value: 1111 1111 (FFh)

	7		-	-	-	-	-	0	_
ISPR0	l1_3	10_3	11_2	10_2	11_1	10_1	l1_0	10_0	
ISPR1	11_7	10_7	l1_6	10_6	l1_5	10_5	11_4	10_4	51
ISPR2	11_11	10_11	11_10	10_10	l1_9	10_9	l1_8	10_8	-
ISPR3	1	1	1	1	11_13	10_13	11_12	10_12	

These four registers contain the interrupt software priority of each interrupt vector.

 Each interrupt vector (except RESET and TRAP) has corresponding bits in these registers where its own software priority is stored. This correspondance is shown in the following table.

Vector Address	ISPRx Bits
FFFBh-FFFAh	ei0
FFF9h-FFF8h	ei1
FFE1h-FFE0h	Not used

- Each I1\_x and I0\_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.
- Level 0 can not be written (l1\_x=1, l0\_x=0). In this case, the previously stored value is kept. (example: previous=CFh, write=64h, result=44h)

The RESET and TRAP vectors have no software priorities. When one is serviced, the I1 and I0 bits of the CC register are both set.

**Caution**: If the  $I1_x$  and  $I0_x$  bits are modified while the interrupt x is executed the following behaviour has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and the new software priority is higher than the previous one, the interrupt x is re-entered. Otherwise, the software priority stays unchanged up to the next interrupt request (after the IRET of the interrupt x).

## **Table 5. Interrupt Mapping**

N°	Source Block	Description	Register Label	Priority Order	Exit from HALT	Address Vector
	RESET	Reset		Highest	yes	FFFEh-FFFFh
	TRAP	Software Interrupt	N/A	Priority	no	FFFCh-FFFDh
0	ei0	External Interrupt Port A70 (C50 <sup>1</sup> )				FFFAh-FFFBh
1	ei1	External Interrupt Port B70 (C50 <sup>1</sup> )			yes	FFF8h-FFF9h
2		Not used				FFF6h-FFF7h
3	SPI	SPI Peripheral Interrupts	SPISR		yes	FFF4h-FFF5h
4	TIMER A	TIMER A Peripheral Interrupts	TASR		no	FFF2h-FFF3h
5	MCC	Time base interrupt	MCCSR		yes	FFF0h-FFF1h
6	TIMER B	TIMER B Peripheral Interrupts	TBSR			FFEEh-FFEFh
7	AVD	Auxiliary Voltage Detector interrupt	SICSR		no	FFECh-FFEDh
8		Not used		1 *C		FFEAh-FFEBh
9		Not used		10		FFE8h-FFE9h
10	SCI	SCI Peripheral Interrupt	SCISR		no	FFE6h-FFE7h
11	l <sup>2</sup> C	I <sup>2</sup> C Peripheral Interrupt	I2CSRx	† ↓	no	FFE4h-FFE5h
12		Not Used	) Y	Lowest		FFE2h-FFE3h
13		Not Used		Priority		FFE0h-FFE1h

Note 1. Configurable by option byte.

## Table 6. Nested Interrupts Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
	01	S	PI	Not	Jsed	E	11	E	10
001Ch	ISPR0 Reset Value	l1_3 1	10_3 1	l1_2 1	10_2 1	l1_1 1	I0_1 1	l1_0 1	10_0 1
<b>N</b>		A۱	/D	TIM	ERB	M	00	TIM	ERA
001Dh	ISPR1 Reset Value	l1_7 1	10_7 1	l1_6 1	10_6 1	l1_5 1	10_5 1	l1_4 1	10_4 1
		<sup>2</sup>	<sup>2</sup> C	S	CI	Not	Used	Not	Used
001Eh	ISPR2 Reset Value	l1_11 1	10_11 1	l1_10 1	10_10 1	l1_9 1	10_9 1	l1_8 1	10_8 1
						Not	Used	Not	Used
001Fh	ISPR3 Reset Value	1	1	1	1	l1_13 1	10_13 1	l1_12 1	10_12 1

# **8 POWER SAVING MODES**


## **8.1 INTRODUCTION**

57

To give a large measure of flexibility to the application in terms of power consumption, three main power saving modes are implemented in the ST7 (see Figure 20).

After a RESET the normal operating mode is selected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided by 2 ( $f_{CPU}$ ).

From Run mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.



#### Figure 20. Power Saving Mode Transitions

#### 8.2 SLOW MODE

This mode has two targets:


- To reduce power consumption by decreasing the internal clock in the device,
- To adapt the internal clock frequency (f<sub>CPU</sub>) to the available supply voltage.

SLOW mode is controlled by three bits in the MISR1 register: the SMS bit which enables or disables Slow mode and two CPx bits which select the internal slow frequency (f<sub>CPU</sub>).

In this mode, the oscillator frequency can be divided by 4, 8, 16 or 32 instead of 2 in normal operating mode. The CPU and peripherals are clocked at this lower frequency.

**Note**: SLOW-WAIT mode is activated when enterring the WAIT mode while the device is already in SLOW mode.

## Figure 21. SLOW Mode Clock Transitions



## POWER SAVING MODES (Cont'd)

## 8.3 WAIT MODE


WAIT mode places the MCU in a low power consumption mode by stopping the CPU.

This power saving mode is selected by calling the "WFI" ST7 software instruction.

All peripherals remain active. During WAIT mode, the I [1:0] bits in the CC register are forced to '10b', to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in WAIT mode until an interrupt or Reset occurs, whereupon the Program Counter branches to the starting address of the interrupt or Reset service routine.

The MCU will remain in WAIT mode until a Reset or an Interrupt occurs, causing it to wake up.

Refer to Figure 22.



#### Note:

1. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits in the CC register are set during the interrupt routine and cleared when the CC register is popped.

## Figure 22. WAIT Mode Flowchart



## 8.4 ACTIVE-HALT AND HALT MODES

ACTIVE-HALT and HALT modes are the two lowest power consumption modes of the MCU. They are both entered by executing the 'HALT' instruction. The decision to enter either in ACTIVE-HALT or HALT mode is given by the MCC/RTC interrupt enable flag (OIE bit in MCCSR register).

MCCSR OIE bit	Power Saving Mode entered when HALT instruction is executed
0	HALT mode
1	ACTIVE-HALT mode

## 8.4.1 ACTIVE-HALT MODE

ACTIVE-HALT mode is the lowest power consumption mode of the MCU with a real time clock available. It is entered by executing the 'HALT' instruction when the OIE bit of the Main Clock Controller Status register (MCCSR) is set.

The MCU can exit ACTIVE-HALT mode on reception of either an MCC/RTC interrupt, a specific interrupt (see Table 5, "Interrupt Mapping," on page 32) or a RESET. When exiting ACTIVE-HALT mode by means of an interrupt, no 4096 CPU cycle delay occurs. The CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see Figure 24).

When entering ACTIVE-HALT mode, the I[1:0] bits in the CC register are forced to '10b' to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In ACTIVE-HALT mode, only the main oscillator and its associated counter (MCC/RTC) are running to keep a wake-up time base. All other peripherals are not clocked except those which get their clock supply from another clock generator (such as external or auxiliary oscillator).


The safeguard against staying locked in ACTIVE-HALT mode is provided by the oscillator interrupt.

**Note:** As soon as the interrupt capability of one of the oscillators is selected (MCCSR.OIE bit set), entering ACTIVE-HALT mode while the Watchdog is active does not generate a RESET.


This means that the device cannot spend more than a defined delay in this power saving mode.

57/

#### Figure 23. ACTIVE-HALT Timing Overview



#### Figure 24. ACTIVE-HALT Mode Flowchart



## Notes:

**1.** This delay occurs only if the MCU exits ACTIVE-HALT mode by means of a RESET.

**2.** Peripheral clocked with an external clock source can still be active.

**3.** Only the MCC/RTC interrupt and some specific interrupts can exit the MCU from ACTIVE-HALT mode (such as external interrupt). Refer to Table 5, "Interrupt Mapping," on page 32 for more details.

**4.** Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and restored when the CC register is popped.

## POWER SAVING MODES (Cont'd)

## 8.5 HALT MODE


The HALT mode is the lowest power consumption mode of the MCU. It is entered by executing the ST7 HALT instruction (see Figure 26).


The MCU can exit HALT mode on reception of either a specific interrupt (see Table 5, "Interrupt Mapping," on page 32) or a RESET. When exiting HALT mode by means of a RESET or an interrupt, the oscillator is immediately turned on and the 4096 CPU cycle delay is used to stabilize the oscillator. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see Figure 25).

When entering HALT mode, the I[1:0] bits in the CC register are forced to '10b' to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes immediately.


In the HALT mode the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator).

The compatibility of Watchdog operation with HALT mode is configured by the "WDGHALT" option bit of the option byte. The HALT instruction when executed while the Watchdog system is enabled, can generate a Watchdog RESET (see Section 15.1 "OPTION BYTES" on page 162 for more details).





## Figure 26. HALT Mode Flowchart



#### Notes:

1. WDGHALT is an option bit. See option byte section for more details.

2. Peripheral clocked with an external clock source can still be active.

3. Only some specific interrupts can exit the MCU from HALT mode (such as external interrupt). Refer to Table 5, "Interrupt Mapping," on page 32 for more details.

4. Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits in the CC register are set during the interrupt routine and cleared when the CC register is popped.



## POWER SAVING MODES (Cont'd)

#### 8.5.0.1 Halt Mode Recommendations

- Make sure that an external event is available to wake up the microcontroller from Halt mode.
- When using an external interrupt to wake up the microcontroller, reinitialize the corresponding I/O as "Input Pull-up with Interrupt" before executing the HALT instruction. The main reason for this is that the I/O may be wrongly configured due to external interference or by an unforeseen logical condition.
- For the same reason, reinitialize the level sensitiveness of each external interrupt as a precautionary measure.
- The opcode for the HALT instruction is 0x8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0x8E from memo AN1014: How to Mi sumption
   AN1605: Using an ST7LITE0 from power

57

ry. For example, avoid defining a constant in ROM with the value 0x8E.

- As the HALT instruction clears the interrupt mask in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing the HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wake-up event (reset or external interrupt).

#### **Related Documentation**

AN 980: ST7 Keypad Decoding Techniques, Implementing Wake-Up on Keystroke

AN1014: How to Minimize the ST7 Power Consumption

AN1605: Using an active RC to wakeup the ST7LITE0 from power saving mode

### 9 I/O PORTS

#### 9.1 INTRODUCTION

The I/O ports allow data transfer. An I/O port can contain up to 8 pins. Each pin can be programmed independently either as a digital input or digital output. In addition, specific pins may have several other functions. These functions can include external interrupt, alternate signal input/output for onchip peripherals or analog input.

#### 9.2 FUNCTIONAL DESCRIPTION

A Data Register (DR) and a Data Direction Register (DDR) are always associated with each port. The Option Register (OR), which allows input/output options, may or may not be implemented. The following description takes into account the OR register. Refer to the Port Configuration table for device specific information.

An I/O pin is programmed using the corresponding bits in the DDR, DR and OR registers: bit x corresponding to pin x of the port.

Figure 27 shows the generic I/O block diagram.

#### 9.2.1 Input Modes

Clearing the DDRx bit selects input mode. In this mode, reading its DR bit returns the digital value from that I/O pin.

If an OR bit is available, different input modes can be configured by software: floating or pull-up. Refer to I/O Port Implementation section for configuration.

#### Notes:

1. Writing to the DR modifies the latch value but does not change the state of the input pin.

2. Do not use read/modify/write instructions (BSET/BRES) to modify the DR register.

#### **External Interrupt Function**

Depending on the device, setting the ORx bit while in input mode can configure an I/O as an input with interrupt. In this configuration, a signal edge or level input on the I/O generates an interrupt request via the corresponding interrupt vector (eix).

Falling or rising edge sensitivity is programmed independently for each interrupt vector. The External Interrupt Control Register (EICR) or the Miscellaneous Register controls this sensitivity, depending on the device.

A device may have up to 7 external interrupts. Several pins may be tied to one external interrupt vector. Refer to Pin Description to see which ports have external interrupts. If several I/O interrupt pins on the same interrupt vector are selected simultaneously, they are logically combined. For this reason if one of the interrupt pins is tied low, it may mask the others.

External interrupts are hardware interrupts. Fetching the corresponding interrupt vector automatically clears the request latch. Modifying the sensitivity bits will clear any pending interrupts.

#### 9.2.2 Output Modes

Setting the DDRx bit selects output mode. Writing to the DR bits applies a digital value to the I/O through the latch. Reading the DR bits returns the previously stored value.

If an OR bit is available, different output modes can be selected by software: push-pull or opendrain. Refer to I/O Port Implementation section for configuration.

#### DR Value and Output Pin Status

DR	Push-Pull	Open-Drain
0	V <sub>OL</sub>	V <sub>OL</sub>
1	V <sub>OH</sub>	Floating

#### 9.2.3 Alternate Functions

Many ST7s I/Os have one or more alternate functions. These may include output signals from, or input signals to, on-chip peripherals. The Device Pin Description table describes which peripheral signals can be input/output to which ports.

A signal coming from an on-chip peripheral can be output on an I/O. To do this, enable the on-chip peripheral as an output (enable bit in the peripheral's control register). The peripheral configures the I/O as an output and takes priority over standard I/ O programming. The I/O's state is readable by addressing the corresponding I/O data register.


Configuring an I/O as floating enables alternate function input. It is not recommended to configure an I/O as pull-up as this will increase current consumption. Before using an I/O as an alternate input, configure it without interrupt. Otherwise spurious interrupts can occur.

Configure an I/O as input floating for an on-chip peripheral signal which can be input and output.

#### Caution:

I/Os which can be configured as both an analog and digital alternate function need special attention. The user must control the peripherals so that the signals do not arrive at the same time on the same pin. If an external clock is used, only the clock alternate function should be employed on that I/O pin and not the other alternate function.





#### Figure 27. I/O Port General Block Diagram

Table 7. I/O Port Mode Options

Configuration Mode		Pull-Up	P-Buffer	Diodes		
		Pull-Op	P-Duller	to V <sub>DD</sub>	to V <sub>SS</sub>	
Innut	Floating with/without Interrupt	Off	Off			
Input	Pull-up with/without Interrupt	On		On		
	Push-pull	Off	On	On	On	
Output	Open Drain (logic level)		Off			
	True Open Drain	NI	NI	NI (see note)		


#### Legend:NI - not implemented

- Off implemented not activated
- On implemented and activated

**Note:** The diode to  $V_{DD}$  is not implemented in the true open drain pads. A local protection between the pad and  $V_{OL}$  is implemented to protect the device against positive stress.



#### Table 8. I/O Configurations



#### Notes:

- 1. When the I/O port is in input configuration and the associated alternate function is enabled as an output, reading the DR register will read the alternate function output status.
- 2. When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.
- 3. For true open drain, these elements are not implemented.



#### Analog alternate function

Configure the I/O as floating input to use an ADC input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail, connected to the ADC input.

#### Analog Recommendations

Do not change the voltage level or loading on any I/O while conversion is in progress. Do not have clocking pins located close to a selected analog pin.


**WARNING**: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

#### 9.3 I/O PORT IMPLEMENTATION

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific I/O port features such as ADC input or open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 28. Other transitions are potentially risky and should be avoided, since they may present unwanted side-effects such as spurious interrupt generation.

#### Figure 28. Interrupt I/O Port State Transitions



#### 9.4 UNUSED I/O PINS

Unused I/O pins must be connected to fixed voltage levels. Refer to Section 13.8.

#### 9.5 LOW POWER MODES

Mode	Description
WAIT	No effect on I/O ports. External interrupts cause the device to exit from WAIT mode.
HALT	No effect on I/O ports. External interrupts cause the device to exit from HALT mode.

#### 9.6 INTERRUPTS

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and if the I bit in the CC register is cleared (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
External interrupt on selected external event	-	DDRx ORx	Yes	Yes

#### Related Documentation

AN 970: SPI Communication between ST7 and EEPROM

AN1045: S/W implementation of I2C bus master AN1048: Software LCD driver

#### 9.7 DEVICE-SPECIFIC I/O PORT CONFIGURATION

The I/O port register configurations are summarised as follows.

#### **Interrupt Ports**

PA7, PA5, PA3:0, PB7:0, PC5:0 (with pull-up)

MODE	DDR	OR
floating input	0	0
pull-up interrupt input	0	1
open drain output	1	0
push-pull output	1	1

#### **Table 9. Port Configuration**

#### **True Open Drain Interrupt Ports**

PA6, PA4 (without pull-up)

MODE	DDR	OR
floating input	0	0
floating interrupt input	0	1
open drain (high sink ports)	1	Х

ole 9.	Port Configur		DDR = 0)		Output (DDR = 1)	odul
Port	Pin Name	OR = 0	OR = 1	OR = 0	OR = 1	High-Si
	PA7	floating	pull-up interrupt	open drain 🔪	push-pull	
	PA6	floating	floating interrupt	true ope	en-drain	
Port A	PA5	floating	pull-up interrupt	open drain	push-pull	Yes
PA4 flo		floating	floating interrupt	true ope	en-drain	
	PA3:0	floating	pull-up interrupt	open drain	push-pull	
Port B	PB7:0	floating	pull-up interrupt	open drain	push-pull	No
Port C	PC5:0	floating	pull-up interrupt	open drain	push-pull	INO INO
		floating floating	UCL			



#### 9.8 I/O PORT REGISTER DESCRIPTION

#### DATA REGISTER (DR)

Port x Data Register PxDR with x = A, B or C. Read/Write Reset Value: 0000 0000 (00h)

7							0
D7	D6	D5	D4	D3	D2	D1	D0

Bits 7:0 = **D**[7:0] *Data register 8 bits.* 

The DR register has a specific behaviour according to the selected input/output configuration. Writing the DR register is always taken into account even if the pin is configured as an input; this allows always having the expected level on the pin when toggling to output mode. Reading the DR register returns either the DR register latch content (pin configured as output) or the digital value applied to the I/O pin (pin configured as input).

#### DATA DIRECTION REGISTER (DDR)

Port x Data Direction Register PxDDR with x = A, B or C.

Read/Write

Reset Value: 0000 0000 (00h)

7				3			0
DD7	DD6	DD5	DD4	DD3	DD2	DD1	DD0

4171

Bits 7:0 = DD[7:0] Data direction register 8 bits.

The DDR register gives the input/output direction configuration of the pins. Each bit is set and cleared by software.

0: Input mode 1: Output mode

57/

#### **OPTION REGISTER (OR)**

Port x Option Register PxOR with x = A, B or C.

#### Read/Write

Reset Value: 0000 0000 (00h)

7							0	
07	O6	O5	O4	O3	O2	O1	00	2

Bits 7:0 = **O**[7:0] Option register 8 bits.

For specific I/O pins, this register is not implemented. In this case the DDR register is enough to select the I/O pin configuration.

The OR register allows to distinguish: in input mode if the pull-up with interrupt capability or the basic pull-up configuration is selected, in output mode if the push-pull or open drain configuration is selected.

Each bit is set and cleared by software.

Input mode:

0: Floating input

1: Pull-up input with or without interrupt

Output mode:

- 0: Output open drain (with P-Buffer unactivated)
- 1: Output push-pull (when available)

#### Table 10. I/O Port Register Map and Reset Values



### **10 MISCELLANEOUS REGISTERS**

The miscellaneous registers allow control over several different features such as the external interrupts or the I/O alternate functions.

#### **10.1 I/O PORT INTERRUPT SENSITIVITY**

The external interrupt sensitivity is controlled by the ISxx bits of the Miscellaneous register and the OPTION BYTE. This control allows you to have two fully independent external interrupt source sensitivities with configurable sources (using the EXTIT option bit) as shown in Figure 29 and Figure 30.

Each external interrupt source can be generated on four different events on the pin:

- Falling edge
- Rising edge
- Falling and rising edge
- Falling edge and low level

To guarantee correct functionality, the sensitivity bits in the MISCR1 register must be modified only when the I[1:0] bits in the CC register are set to 1 (interrupt masked). See Section 9.8 "I/O PORT REGISTER DESCRIPTION" on page 43 and Section 10.3 "MISCELLANEOUS REGISTER DE-SCRIPTION" on page 46 for more details on the programming.


#### **10.2 I/O PORT ALTERNATE FUNCTIONS**

The MISCR registers manage four I/O port miscellaneous alternate functions:


- Main clock signal (f<sub>CPU</sub>) output on PC2
- SPI pin configuration:
  - $\overline{\text{SS}}$  pin internal control to use the PB7 I/O port function while the SPI is active.
  - Master output capability on the MOSI pin (PB4) deactivated while the SPI is active.
  - Slave output capability on the MISO pin (PB5) deactivated while the SPI is active.

These functions are described in detail in the Section 10.3 "MISCELLANEOUS REGISTER DE-SCRIPTION" on page 46.

#### Figure 29. Ext. Interrupt Sensitivity (EXTIT=0)







#### MISCELLANEOUS REGISTERS (Cont'd)

#### **10.3 MISCELLANEOUS REGISTER DESCRIPTION**

#### **MISCELLANEOUS REGISTER 1 (MISCR1)**

Read/Write

Reset Value: 0000 0000 (00h)

7

•		

IS11	IS10	мсо	IS01	IS00	CP1	CP0	SMS

#### Bits 7:6 = IS1[1:0] ei1 sensitivity

The interrupt sensitivity, defined using the IS1[1:0] bits, is applied to the ei1 external interrupts. These two bits can be written only when the I[1:0] bits in the CC register are set to 1 (interrupt masked).

#### ei1: Port B (C optional)

External Interrupt Sensitivity	IS11	IS10
Falling edge & low level	0	0
Rising edge only	0	1
Falling edge only	1	0
Rising and falling edge	1	10

#### Bit 5 = MCO Main clock out selection

This bit enables the MCO alternate function on the PC2 I/O port. It is set and cleared by software. 0: MCO alternate function disabled (I/O pin free for

general-purpose I/O)

1: MCO alternate function enabled (f<sub>CPU</sub> on I/O port)

#### Bits 4:3 = ISO[1:0] ei0 sensitivity

The interrupt sensitivity, defined using the ISO[1:0] bits, is applied to the ei0 external interrupts. These two bits can be written only when the I[1:0] bits inthe CC register are set to 1 (interrupt masked).

#### ei0: Port A (C optional)

External Interrupt Sensitivity	IS01	IS00
Falling edge & low level	0	0
Rising edge only	0	1
Falling edge only	1	0
Rising and falling edge	1	1

#### Bits 2:1 = CP[1:0] CPU clock prescaler

These bits select the CPU clock prescaler which is applied in the various slow modes. Their action is conditioned by the setting of the SMS bit. These two bits are set and cleared by software

f <sub>CPU</sub> in SLOW mode	CP1	CP0	
f <sub>OSC2</sub> / 2	0	0	1
f <sub>OSC2</sub> / 4	1	0	D١
f <sub>OSC2</sub> / 8	0		2
f <sub>OSC2</sub> / 16	1		

Bit 0 = **SMS** Slow mode select

This bit is set and cleared by software. 0: Normal mode.  $f_{CPU} = f_{OSC2}$ 

1: Slow mode. f<sub>CPU</sub> is given by CP1, CP0

See low power consumption mode and MCC chapters for more details.



obsolete Productls

#### MISCELLANEOUS REGISTERS (Cont'd)

#### MISCELLANEOUS REGISTER 2 (MISCR2)

Read/Write

Reset Value: 0000 0000 (00h)

7							0	
0	0	0	0	MOD	SOD	SSM	SSI	

**Caution:** This register has been provided for compatibility with the ST72254 family only. The same bits are available in the SPICSR register. New applications must use the SPICSR register. Do not use both registers, this will cause the SPI to malfunction.

Bits 7:4 = **Reserved** always read as 0

Bits 3 = **MOD** SPI Master Output Disable This bit is set and cleared by software. When set, it disables the SPI Master (MOSI) output signal. 0: SPI Master Output enabled. 1: SPI Master Output disabled.

Bit 2 = **SOD** *SPI Slave Output Disable* This bit is set and cleared by software. When set it disable the SPI Slave (MISO) output signal. 0: SPI Slave Output enabled. 1: SPI Slave Output disabled.

#### Bit 1 = **SSM** *SS* mode selection

This bit is set and cleared by software.

- 0: Normal mode the level of the SPI SS signal is input from the external SS pin.
- 1: I/O mode, the level of the SPI SS signal is read from the SSI bit.

Bit  $0 = SSI \overline{SS}$  internal mode This bit replaces the  $\overline{SS}$  pin of the SPI when the SSM bit is set to 1. (see SPI description). It is set and cleared by software.

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0020h	MISCR1 Reset Value	IS11 0	IS10 0	MCO 0	IS01 0	IS00 0	CP1 0	CP0 0	SMS 0
0040h	MISCR2 Reset Value	0	0	0	0	MOD 0	SOD 0	SSM 0	SSI 0

#### Table 11. Miscellaneous Register Map and Reset Values

### **11 ON-CHIP PERIPHERALS**

#### **11.1 WATCHDOG TIMER (WDG)**

#### 11.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

#### 11.1.2 Main Features

- Programmable free-running downcounter
- Programmable reset
- Reset (if watchdog activated) when the T6 bit reaches zero
- Optional reset on HALT instruction (configurable by option byte)
- Hardware Watchdog selectable by option byte

#### **11.1.3 Functional Description**

The counter value stored in the Watchdog Control register (WDGCR bits T[6:0]), is decremented every 16384  $f_{OSC2}$  cycles (approx.), and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T[6:0]) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically 500ns.


The application program must write in the WDGCR register at regular intervals during normal operation to prevent an MCU reset. This down-counter is free-running: it counts down even if the watchdog is disabled. The value to be stored in the WDGCR register must be between FFh and C0h:

- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T[5:0] bits contain the number of increments which represents the time delay before the watchdog produces a reset (see Figure 32. Approximate Timeout Duration). The timing varies between a minimum and a maximum value due to the unknown status of the prescaler when writing to the WDGCR register (see Figure 33).

Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

If the watchdog is activated, the HALT instruction will generate a Reset.



#### Figure 31. Watchdog Block Diagram

#### WATCHDOG TIMER (Cont'd)

**\$7** 


#### 11.1.4 How to Program the Watchdog Timeout

Figure 32 shows the linear relationship between the 6-bit value to be loaded in the Watchdog Counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a quick calculation without taking the timing variations into account. If

Figure 32. Approximate Timeout Duration

more precision is needed, use the formulae in Figure 33.

**Caution:** When writing to the WDGCR register, always write 1 in the T6 bit to avoid generating an immediate reset.



#### WATCHDOG TIMER (Cont'd)

#### Figure 33. Exact Timeout Duration (t<sub>min</sub> and t<sub>max</sub>)

#### WHERE:

 $t_{min0} = (LSB + 128) \times 64 \times t_{OSC2}$  $t_{max0} = 16384 \times t_{OSC2}$  $t_{OSC2}$  = 125ns if  $f_{OSC2}$ =8 MHz

CNT = Value of T[5:0] bits in the WDGCR register (6 bits) MSB and LSB are values from the table below depending on the timebase selected by the TB[1:0] bits in the MCCSR register

TB1 Bit (MCCSR Reg.)	TB0 Bit (MCCSR Reg.)	Selected MCCSR Timebase	MSB	LSB
0	0	2ms	4	59
0	1	4ms	8	53
1	0	10ms	20	35
1	1	25ms	49	54

To calculate the minimum Watchdog Timeout (tmin):

$$\begin{aligned} \hline \mathbf{TB1 Bit} & \mathbf{TB0 Bit} & \mathbf{Selected MCCSR} & \mathbf{MSB} & \mathbf{LSB} \\ \hline \mathbf{(MCCSR Reg.)} & (\mathbf{MCCSR Reg.)} & \mathbf{Timebase} & \mathbf{MSB} & \mathbf{LSB} \\ \hline 0 & 0 & 2ms & 4 & 59 \\ \hline 0 & 1 & 4ms & 8 & 53 \\ \hline 1 & 0 & 10ms & 20 & 35 \\ \hline 1 & 1 & 25ms & 49 & 54 \\ \hline \end{aligned}$$

$$\mathbf{To calculate the minimum Watchdog Timeout (t_{min}):}$$

$$\mathbf{IF CNT < \begin{bmatrix} \mathbf{MSB} \\ \mathbf{4} \end{bmatrix} & \mathbf{THEN} & t_{min} = t_{min0} + 16384 \times CNT \times t_{osc2}$$

$$\mathbf{ELSE} & t_{min} = t_{min0} + \begin{bmatrix} 16384 \times (CNT - \begin{bmatrix} 4CNT \\ MSB \end{bmatrix}) + (192 + LSB) \times 64 \times \begin{bmatrix} 4CNT \\ MSB \end{bmatrix}] \times t_{osc2}$$

To calculate the maximum Watchdog Timeout (t<sub>max</sub>):

$$\begin{aligned} \text{IF CNT} \leq \left[\frac{\text{MSB}}{4}\right] & \text{THEN } t_{\text{max}} = t_{\text{max0}} + 16384 \times \text{CNT} \times t_{\text{osc2}} \\ & \text{ELSE } t_{\text{max}} = t_{\text{max0}} + \left[16384 \times \left(\text{CNT} - \left[\frac{4\text{CNT}}{\text{MSB}}\right]\right) + (192 + \text{LSB}) \times 64 \times \left[\frac{4\text{CNT}}{\text{MSB}}\right]\right] \times t_{\text{osc2}} \end{aligned}$$

Note: In the above formulae, division results must be rounded down to the next integer value. Example:

With 2ms timeout selected in MCCSR register

Timeout (ms) t <sub>min</sub>	Timeout (ms) t <sub>max</sub>
1.496	2.048
128	128.552
	t <sub>min</sub> 1.496

#### WATCHDOG TIMER (Cont'd)

#### 11.1.5 Low Power Modes

Mode	Description		
SLOW	No effect on	Watchdog.	
WAIT	No effect on	Watchdog.	
	OIE bit in	WDGHALT bit	
	MCCSR register	in Option Byte	
	0	0	No Watchdog reset is generated. The MCU enters Halt mode. The Watch- dog counter is decremented once and then stops counting and is no longer able to generate a watchdog reset until the MCU receives an external inter- rupt or a reset.
HALT	0		If an external interrupt is received, the Watchdog restarts counting after 256 or 4096 CPU clocks. If a reset is generated, the Watchdog is disabled (reset state) unless Hardware Watchdog is selected by option byte. For application recommendations see Section 11.1.7 below.
	0	1	A reset is generated.
	1	x	No reset is generated. The MCU enters Active Halt mode. The Watchdog counter is not decremented. It stop counting. When the MCU receives an oscillator interrupt or external interrupt, the Watchdog restarts counting immediately. When the MCU receives a reset the Watchdog restarts counting after 256 or 4096 CPU clocks.

#### 11.1.6 Hardware Watchdog Option

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the WDGCR is not used. Refer to the Option Byte description.

# 11.1.7 Using Halt Mode with the WDG (WDGHALT option)

The following recommendation applies if Halt mode is used when the watchdog is enabled.

 Before executing the HALT instruction, refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.

#### 11.1.8 Interrupts

None.

5/

### 11.1.9 Register Description CONTROL REGISTER (WDGCR)

#### Read/Write

Reset Value: 0111 1111 (7Fh)

7							0
WDGA	Т6	T5	T4	Т3	T2	T1	то

#### Bit 7 = **WDGA** Activation bit.

This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

**Note:** This bit is not used if the hardware watchdog option is enabled by option byte.

#### Bit 6:0 = **T[6:0]** 7-bit counter (MSB to LSB).

These bits contain the value of the watchdog counter. It is decremented every 16384  $f_{OSC2}$  cycles (approx.). A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

Table 12	Watchdog	<b>Timer Reg</b>	ister Map an	d Reset Values
----------	----------	------------------	--------------	----------------

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0024h	WDGCR Reset Value	WDGA 0	T6 1	T5 1	T4 1	T3 1	T2 1	T1 1	Т0 1

obsolete Product(s) - Obsolete Product(s)



#### 11.2 MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (MCC/RTC)


The Main Clock Controller consists of a real time clock timer with interrupt capability

#### 11.2.1 Real Time Clock Timer (RTC)

۲7/

The counter of the real time clock timer allows an interrupt to be generated based on an accurate real time clock. Four different time bases depending directly on  $f_{OSC2}$  are available. The whole functionality is controlled by four bits of the MCC-SR register: TB[1:0], OIE and OIF.

When the RTC interrupt is enabled (OIE bit set), the ST7 enters ACTIVE-HALT mode when the HALT instruction is executed. See Section 8.4 "ACTIVE-HALT AND HALT MODES" on page 35 for more details.



#### MAIN CLOCK CONTROLLER WITH REAL TIME CLOCK (Cont'd)

#### 11.2.2 Low Power Modes

Mode	Description
WAIT	No effect on MCC/RTC peripheral. MCC/RTC interrupt cause the device to exit from WAIT mode.
ACTIVE- HALT	No effect on MCC/RTC counter (OIE bit is set), the registers are frozen. MCC/RTC interrupt cause the device to exit from ACTIVE-HALT mode.
HALT	MCC/RTC counter and registers are frozen. MCC/RTC operation resumes when the MCU is woken up by an interrupt with "exit from HALT" capability.

#### 11.2.3 Interrupts

The MCC/RTC interrupt event generates an interrupt if the OIE bit of the MCCSR register is set and the interrupt mask in the CC register is not active (RIM instruction).

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Time base overflow event	OIF	OIE	Yes	No <sup>1)</sup>

#### Note:

The MCC/RTC interrupt wakes up the MCU from ACTIVE-HALT mode, not from HALT mode.

### 11.2.4 Register Description

#### MCC CONTROL/STATUS REGISTER (MCCSR) Read/Write

Reset Value: 0000 0000 (00h)

7	30	9					0
0	0	0	0	TB1	TB0	OIE	OIF

Bit 7:4 = **reserved** 

#### Bit 3:2 = TB[1:0] Time base control

These bits select the programmable divider time base. They are set and cleared by software.

Counter	er Time Base		TB1	тво
Prescaler	f <sub>OSC2</sub> =4MHz	f <sub>OSC2</sub> =8MHz		100
16000	4ms	2ms	0	0
32000	8ms	4ms	0	1
80000	20ms	10ms	1	0
200000	50ms	25ms	1	.19

A modification of the time base is taken into account at the end of the current period (previously set) to avoid an unwanted time shift. This allows to use this time base as a real time clock.

#### Bit 1 = OIE Oscillator interrupt enable

This bit set and cleared by software.

0: Oscillator interrupt disabled

1: Oscillator interrupt enabled

This interrupt can be used to exit from ACTIVE-HALT mode.

When this bit is set, calling the ST7 software HALT instruction enters the ACTIVE-HALT power saving mode.

#### Bit 0 = **OIF** Oscillator interrupt flag

This bit is set by hardware and cleared by software reading the CSR register. It indicates when set that the main oscillator has reached the selected elapsed time (TB1:0).

0: Timeout not reached

1: Timeout reached

**CAUTION**: The BRES and BSET instructions must not be used on the MCCSR register to avoid unintentionally clearing the OIF bit.

#### Table 13. Main Clock Controller Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0025h	SICSR Reset Value	0	AVDIE 0	AVDF 0	LVDRF x	0	0	0	WDGRF x
0026h	MCCSR Reset Value	0	0	0	0	TB1 0	TB0 0	OIE 0	OIF 0



#### **11.3 16-BIT TIMER**

#### 11.3.1 Introduction

The timer consists of a 16-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including pulse length measurement of up to two input signals (*input capture*) or generation of up to two output waveforms (*output compare* and *PWM*).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the CPU clock prescaler.

Some devices of the ST7 family have two on-chip 16-bit timers. They are completely independent, and do not share any resources. They are synchronized after a Device reset as long as the timer clock frequencies are not modified.

This description covers one or two 16-bit timers. In the devices with two timers, register names are prefixed with TA (Timer A) or TB (Timer B).

#### 11.3.2 Main Features

- Programmable prescaler: f<sub>CPU</sub> divided by 2, 4 or 8.
- Overflow status flag and maskable interrupt
- External clock input (must be at least 4 times slower than the CPU clock speed) with the choice of active edge
- Output compare functions with
  - 2 dedicated 16-bit registers
  - 2 dedicated programmable signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- Input capture functions with
  - 2 dedicated 16-bit registers
  - 2 dedicated active edge selection signals
  - 2 dedicated status flags
  - 1 dedicated maskable interrupt
- Pulse width modulation mode (PWM)
- One pulse mode
- Reduced Power Mode
- 5 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK)\*

The Block Diagram is shown in Figure 35.

\*Note: Some timer pins may not available (not bonded) in some devices. Refer to the device pin out description.

When reading an input signal on a non-bonded pin, the value will always be '1'.

#### **11.3.3 Functional Description**

#### 11.3.3.1 Counter

The main block of the Programmable Timer is a 16-bit free running upcounter and its associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called high & low.

Counter Register (CR):

- Counter High Register (CHR) is the most significant byte (MS Byte).
- Counter Low Register (CLR) is the least significant byte (LS Byte).

Alternate Counter Register (ACR)

- Alternate Counter High Register (ACHR) is the most significant byte (MS Byte).
- Alternate Counter Low Register (ACLR) is the least significant byte (LS Byte).


These two read-only 16-bit registers contain the same value but with the difference that reading the ACLR register does not clear the TOF bit (Timer overflow flag), located in the Status register, (SR), (see note at the end of paragraph titled 16-bit read sequence).

Writing in the CLR register or ACLR register resets the free running counter to the FFFCh value. Both counters have a reset value of FFFCh (this is the only value which is reloaded in the 16-bit timer). The reset value of both counters is also FFFCh in One Pulse mode and PWM mode.

The timer clock depends on the clock control bits of the CR2 register, as illustrated in Table 14 Clock Control Bits. The value in the counter register repeats every 131 072, 262 144 or 524 288 CPU clock cycles depending on the CC[1:0] bits. The timer frequency can be  $f_{CPU}/2$ ,  $f_{CPU}/4$ ,  $f_{CPU}/8$  or an external frequency.


57

#### Figure 35. Timer Block Diagram



**16-bit read sequence:** (from either the Counter Register or the Alternate Counter Register).

#### Beginning of the sequence



Sequence completed

The user must read the MS Byte first, then the LS Byte value is buffered automatically.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MS Byte several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LS Byte of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, one pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated if:

57/

- TOIE bit of the CR1 register is set and
- I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true. Clearing the overflow interrupt request is done in two steps:

1. Reading the SR register while the TOF bit is set. 2. An access (read or write) to the CLR register.

**Notes:** The TOF bit is not cleared by accesses to ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by WAIT mode.

In HALT mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (Device awakened by an interrupt) or from the reset count (Device awakened by a Reset).

#### 11.3.3.2 External Clock

The external clock (where available) is selected if CC0=1 and CC1=1 in CR2 register.


The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that will trigger the free running counter.

The counter is synchronised with the falling edge of the internal CPU clock.

A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.

Figure 36. Counter Timing Diagram, in	nternal clock divided by 2
CPU CLOCK	
INTERNAL RESET	
TIMER CLOCK	
- COUNTER REGISTER _	
TIMER OVERFLOW FLAG (TOF)	

#### Figure 37. Counter Timing Diagram, internal clock divided by 4



#### Figure 38. Counter Timing Diagram, internal clock divided by 8

CPU CLOCK	
INTERNAL RESET	1
TIMER CLOCK	/
COUNTER REGISTER	FFFC FFFD 0000
TIMER OVERFLOW FLAG (TOF)	

**Note:** The Device is in reset state when the internal reset signal is high, when it is low the Device is running.

#### 11.3.3.3 Input Capture

In this section, the index, *i*, may be 1 or 2 because there are 2 input capture functions in the 16-bit timer.

The two input capture 16-bit registers (IC1R and IC2R) are used to latch the value of the free running counter after a transition detected by the ICAP*i* pin (see figure 5).

	MS Byte	LS Byte
ICiR	IC <i>i</i> HR	IC <i>i</i> LR

ICiR register is a read-only register.

The active transition is software programmable through the IEDG*i* bit of Control Registers (CR*i*).

Timing resolution is one count of the free running counter:  $(f_{CPU}/CC[1:0])$ .

#### Procedure:

To use the input capture function select the following in the CR2 register:

- Select the timer clock (CC[1:0]) (see Table 14 Clock Control Bits).
- Select the edge of the active transition on the ICAP2 pin with the IEDG2 bit (the ICAP2 pin must be configured as floating input).

And select the following in the CR1 register:

- Set the ICIE bit to generate an interrupt after an input capture coming from either the ICAP1 pin or the ICAP2 pin
- Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1pin must be configured as floating input).



When an input capture occurs:

- ICFi bit is set.
- The IC*i*R register contains the value of the free running counter on the active transition on the ICAP*i* pin (see Figure 40).
- A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Otherwise, the interrupt remains pending until both conditions become true.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set.
- 2. An access (read or write) to the ICiLR register.

#### Notes:


- 1. After reading the IC*i*HR register, transfer of input capture data is inhibited and ICF*i* will never be set until the IC*i*LR register is also read.
- 2. The IC*i*R register contains the free running counter value which corresponds to the most recent input capture.
- 3. The 2 input capture functions can be used together even if the timer also uses the 2 output compare functions.
- 4. In One pulse Mode and PWM mode only the input capture 2 can be used.
- 5. The alternate inputs (ICAP1 & ICAP2) are always directly connected to the timer. So any transitions on these pins activate the input capture function.

Moreover if one of the ICAP*i* pin is configured as an input and the second one as an output, an interrupt can be generated if the user toggle the output pin and if the ICIE bit is set.

This can be avoided if the input capture function i is disabled by reading the IC*i*HR (see note 1).

6. The TOF bit can be used with interrupt in order to measure event that go beyond the timer range (FFFFh).





#### Figure 40. Input Capture Timing Diagram

				-	
TIMER CLOCK	ar OCC.				
COUNTER REGISTER	X	FF02	X	FF03	X
ICAPI PIN					
ICAPI FLAG					
ICAPI REGISTER				X	FF03
Note: The active e	edge is the rising edge	ð.			

47/

Note: The time between an event on the ICAPi pin and the appearance of the corresponding flag is from 2 to 3 CPU clock cycles. This depends on the moment when the ICAP event happens relative to the timer clock.

#### 11.3.3.4 Output Compare

In this section, the index, *i*, may be 1 or 2 because there are 2 output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the Output Compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OCIE bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers Output Compare Register 1 (OC1R) and Output Compare Register 2 (OC2R) contain the value to be compared to the counter register each timer clock cycle.

	MS Byte	LS Byte
OC <i>i</i> R	OC <i>i</i> HR	OC <i>i</i> LR

These registers are readable and writable and are not affected by the timer hardware. A reset event changes the OC*i*R value to 8000h.

Timing resolution is one count of the free running counter:  $(f_{CPU/CC[1:0]})$ .

#### **Procedure:**

To use the output compare function, select the following in the CR2 register:

- Set the OC*i*E bit if an output is needed then the OCMP*i* pin is dedicated to the output compare *i* signal.
- Select the timer clock (CC[1:0]) (see Table 14 Clock Control Bits).

And select the following in the CR1 register:

- Select the OLVL*i* bit to applied to the OCMP*i* pins after the match occurs.
- Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCRi register and CR register:

- OCF*i* bit is set.

- The OCMP*i* pin takes OLVL*i* bit value (OCMP*i* pin latch is forced low during reset).
- A timer interrupt is generated if the OCIE bit is set in the CR2 register and the I bit is cleared in the CC register (CC).

The OC*i*R register value required for a specific timing application can be calculated using the following formula:

$$\Delta \operatorname{OC}_{i} R = \frac{\Delta t * f_{CPU}}{PRESC}$$

Where:

- $\Delta t$  = Output compare period (in seconds)
- f<sub>CPU</sub> = CPU clock frequency (in hertz)
- PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 14 Clock Control Bits)

If the timer clock is an external clock, the formula is:

$$\Delta \text{ OC}iR = \Delta t * f_{\text{EXT}}$$

Where:

 $\Delta t$  = Output compare period (in seconds)

 $f_{EXT}$  = External timer clock frequency (in hertz)

Clearing the output compare interrupt request (i.e. clearing the OCF*i* bit) is done by:

- 1. Reading the SR register while the OCF*i* bit is set.
- 2. An access (read or write) to the OCiLR register.

The following procedure is recommended to prevent the OCF*i* bit from being set between the time it is read and the write to the OC*i*R register:

- Write to the OC*i*HR register (further compares are inhibited).
- Read the SR register (first step of the clearance of the OCF*i* bit, which may be already set).
- Write to the OC*i*LR register (enables the output compare function and clears the OCF*i* bit).

#### Notes:

- 1. After a processor write cycle to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.
- 2. If the OC*i*E bit is not set, the OCMP*i* pin is a general I/O port and the OLVL*i* bit will not appear when a match is found but an interrupt could be generated if the OCIE bit is set.
- When the timer clock is f<sub>CPU</sub>/2, OCF*i* and OCMP*i* are set while the counter value equals the OC*i*R register value (see Figure 42 on page 63). This behaviour is the same in OPM or PWM mode.
   When the timer clock is f<sub>CPU</sub>/4, f<sub>CPU</sub>/8 or in external clock mode, OCF*i* and OCMP*i* are set while the counter value equals the OC/B regis-

while the counter value equals the OC*i*R register value plus 1 (see Figure 43 on page 63).

- 4. The output compare functions can be used both for generating external events on the OCMP*i* pins even if the input capture mode is also used.
- 5. The value in the 16-bit OC*i*R register and the OLV*i* bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.


#### Figure 41. Output Compare Block Diagram

#### Forced Compare Output capability

When the FOLV*i* bit is set by software, the OLVL*i* bit is copied to the OCMP*i* pin. The OLV*i* bit has to be toggled in order to toggle the OCMP*i* pin when it is enabled (OC*i*E bit=1). The OCF*i* bit is then not set by hardware, and thus no interrupt request is generated.

FOLVL*i* bits have no effect in both one pulse mode and PWM mode.

47/



٦

#### 16-BIT TIMER (Cont'd)

**۲**۲

### Figure 42. Output Compare Timing Diagram, f<sub>TIMER</sub> =f<sub>CPU</sub>/2

INTERNAL CPU CLOCK		
TIMER CLOCK		
COUNTER REGISTER	2ECF2ED02ED12ED222ED32ED4	
OUTPUT COMPARE REGISTER i (OCRi)	2ED3	5
OUTPUT COMPARE FLAG i (OCFi)		
OCMP <i>i</i> PIN (OLVL <i>i</i> =1)		
	0(0	

### Figure 43. Output Compare Timing Diagram, f<sub>TIMER</sub> =f<sub>CPU</sub>/4

INTERNAL CPU CLOCK	
TIMER CLOCK	
COUNTER REGISTER	2ECFX2ED0X2ED1X2ED2X2ED3X2ED4
OUTPUT COMPARE REGISTER <i>i</i> (OCR <i>i</i> )	2ED3
COMPARE REGISTER / LATCH	
OUTPUT COMPARE FLAG i (OCFi)	
OCMP <i>i</i> PIN (OLVL <i>i</i> =1)	

#### 11.3.3.5 One Pulse Mode


One Pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.

The one pulse mode uses the Input Capture1 function and the Output Compare1 function.

#### Procedure:

To use one pulse mode:

- 1. Load the OC1R register with the value corresponding to the length of the pulse (see the formula in the opposite column).
- 2. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the pulse.
  - Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input).
- 3. Select the following in the CR2 register:
  - Set the OC1E bit, the OCMP1 pin is then dedicated to the Output Compare 1 function.
  - Set the OPM bit.
  - Select the timer clock CC[1:0] (see Table 14 Clock Control Bits).



When a valid event occurs on the ICAP1 pin, the counter value is loaded in the ICR1 register. The counter is then initialized to FFFCh, the OLVL2 bit is output on the OCMP1 pin and the ICF1 bit is set.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the Input Capture interrupt request (i.e. clearing the ICF*i* bit) is done in two steps:

1. Reading the SR register while the ICF*i* bit is set.

2. An access (read or write) to the ICiLR register.

The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OC_{i}R Value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Pulse period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits, see Table 14 Clock Control Bits)

If the timer clock is an external clock the formula is:

Where:

t

= Pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)


When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin, (See Figure 44).

#### Notes:

- 1. The OCF1 bit cannot be set by hardware in one pulse mode but the OCF2 bit can generate an Output Compare interrupt.
- 2. When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.
- 3. If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.
- 4. The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
- 5. When one pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has been elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the one pulse mode.



<u>(۲</u>/



#### 11.3.3.6 Pulse Width Modulation Mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.

Pulse Width Modulation mode uses the complete Output Compare 1 function plus the OC2R register, and so this functionality can not be used when PWM mode is activated.

In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are loaded in their respective shadow registers (double buffer) only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1). The shadow registers contain the reference values for comparison in PWM "double buffering" mode.

**Note:** There is a locking mechanism for transferring the OCiR value to the buffer. After a write to the OCiHR register, transfer of the new compare value to the buffer is inhibited until OCiLR is also written.


Unlike in Output Compare mode, the compare function is always enabled in PWM mode.

#### Procedure

To use pulse width modulation mode:

- 1. Load the OC2R register with the value corresponding to the period of the signal using the formula in the opposite column.
- 2. Load the OC1R register with the value corresponding to the period of the pulse if (OLVL1=0 and OLVL2=1) using the formula in the opposite column.
- 3. Select the following in the CR1 register:
  - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with OC1R register.
  - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with OC2R register.
- 4. Select the following in the CR2 register:
  - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
  - Set the PWM bit.
  - Select the timer clock (CC[1:0]) (see Table 14

#### Clock Control Bits).



If OLVL1=1 and OLVL2=0 the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1=OLVL2 a continuous signal will be seen on the OCMP1 pin.

The OC*i*R register value required for a specific timing application can be calculated using the following formula:

$$OC_{i}R Value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t

= Signal or pulse period (in seconds)

f<sub>CPU</sub> = CPU clock frequency (in hertz)

PRESC = Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 14 Clock Control Bits)

If the timer clock is an external clock the formula is:

$$OCiR = t * f_{EXT} - 5$$

Where:

t

Signal or pulse period (in seconds)

f<sub>EXT</sub> = External timer clock frequency (in hertz)

The Output Compare 2 event causes the counter to be initialized to FFFCh (See Figure 45)

#### Notes:

- 1. The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the Output Compare interrupt is inhibited.
- 2. The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.

3. In PWM mode the ICAP1 pin can not be used to perform input capture because it is disconnected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and

#### 11.3.4 Low Power Modes

ICF1 can also generates interrupt if ICIE is set.

4. When the Pulse Width Modulation (PWM) and One Pulse Mode (OPM) bits are both set, the PWM mode is the only active one.

Mode	Description	
WAIT	No effect on 16-bit Timer. Timer interrupts cause the Device to exit from WAIT mode.	
	16-bit Timer registers are frozen.	5
HALT	In HALT mode, the counter stops counting until Halt mode is exited. Counting resumes from the previous count when the Device is woken up by an interrupt with "exit from HALT mode" capability or from the counter reset value when the Device is woken up by a RESET.	
	If an input capture event occurs on the ICAP <i>i</i> pin, the input capture detection circuitry is armed. Consequent- ly, when the Device is woken up by an interrupt with "exit from HALT mode" capability, the ICF <i>i</i> bit is set, and the counter value present when exiting from HALT mode is captured into the IC <i>i</i> R register.	

#### 11.3.5 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Input Capture 1 event/Counter reset in PWM mode	ICF1	ICIE	Yes	No
Input Capture 2 event	ICF2		Yes	No
Output Compare 1 event (not available in PWM mode)	OCF1	OCIE	Yes	No
Output Compare 2 event (not available in PWM mode)	OCF2		Yes	No
Timer Overflow event	TOF	TOIE	Yes	No

**Note:** The 16-bit Timer interrupt events are connected to the same interrupt vector (see Interrupts chapter). These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

#### 11.3.6 Summary of Timer modes

MODES	AVAILABLE RESOURCES							
MODES	Input Capture 1	Input Capture 2	Output Compare 1	Output Compare 2				
Input Capture (1 and/or 2)	Yes	Yes	Yes	Yes				
Output Compare (1 and/or 2)	Yes	Yes	Yes	Yes				
One Pulse Mode	No	Not Recommended <sup>1)</sup>	No	Partially <sup>2)</sup>				
PWM Mode	No	Not Recommended <sup>3)</sup>	No	No				

<sup>1)</sup> See note 4 in Section 11.3.3.5 "One Pulse Mode" on page 64

<sup>2)</sup> See note 5 in Section 11.3.3.5 "One Pulse Mode" on page 64

<sup>3)</sup> See note 4 in Section 11.3.3.6 "Pulse Width Modulation Mode" on page 66

#### 11.3.7 Register Description

Each Timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

#### **CONTROL REGISTER 1 (CR1)**

#### Read/Write

Reset Value: 0000 0000 (00h)

7							0
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1

Bit 7 = ICIE Input Capture Interrupt Enable.

- 0: Interrupt is inhibited.
- 1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

Bit 6 = **OCIE** *Output Compare Interrupt Enable.* 0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.

#### Bit 5 = **TOIE** Timer Overflow Interrupt Enable.

0: Interrupt is inhibited.

Jbsolete

1: A timer interrupt is enabled whenever the TOF bit of the SR register is set.

#### Bit 4 = FOLV2 Forced Output Compare 2.

This bit is set and cleared by software.

- 0: No effect on the OCMP2 pin.
- 1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.

#### Bit 3 = FOLV1 Forced Output Compare 1.

This bit is set and cleared by software.

- 0: No effect on the OCMP1 pin.
- 1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison.

#### Bit 2 = **OLVL2** *Output Level 2.*

This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in One Pulse Mode and Pulse Width Modulation mode.

#### Bit 1 = IEDG1 Input Edge 1.

This bit determines which type of level transition on the ICAP1 pin will trigger the capture.

0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

#### Bit 0 = **OLVL1** Output Level 1.

The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.



#### 16-BIT TIMER (Cont'd) CONTROL REGISTER 2 (CR2)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXEDG

#### Bit 7 = OC1E Output Compare 1 Pin Enable.

This bit is used only to output the signal from the timer on the OCMP1 pin (OLV1 in Output Compare mode, both OLV1 and OLV2 in PWM and one-pulse mode). Whatever the value of the OC1E bit, the Output Compare 1 function of the timer remains active.

- 0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP1 pin alternate function enabled.

#### Bit 6 = **OC2E** *Output Compare 2 Pin Enable.*

This bit is used only to output the signal from the timer on the OCMP2 pin (OLV2 in Output Compare mode). Whatever the value of the OC2E bit, the Output Compare 2 function of the timer remains active.

- 0: OCMP2 pin alternate function disabled (I/O pin free for general-purpose I/O).
- 1: OCMP2 pin alternate function enabled.

#### Bit 5 = **OPM** One Pulse Mode.

0: One Pulse Mode is not active.

1: One Pulse Mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.



#### Bit 4 = **PWM** Pulse Width Modulation.

- 0: PWM mode is not active.
- 1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.

#### Bit 3, 2 = CC[1:0] Clock Control.

The timer clock mode depends on these bits:

#### Table 14. Clock Control Bits

Timer Clock	CC1	CC0
f <sub>CPU</sub> / 4	0	0
f <sub>CPU</sub> / 2	0	1
f <sub>CPU</sub> / 8	1	0
External Clock (where available)	01	1

**Note**: If the external clock pin is not available, programming the external clock configuration stops the counter.

Bit 1 = IEDG2 Input Edge 2.

This bit determines which type of level transition on the ICAP2 pin will trigger the capture.

0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

#### Bit 0 = **EXEDG** External Clock Edge.

This bit determines which type of level transition on the external clock pin EXTCLK will trigger the counter register.

0: A falling edge triggers the counter register.

1: A rising edge triggers the counter register.

#### 16-BIT TIMER (Cont'd) CONTROL/STATUS REGISTER (CSR)

#### **Read Only**

Reset Value: 0000 0000 (00h)

The three least significant bits are not used.

7							0
ICF1	OCF1	TOF	ICF2	OCF2	TIMD	0	0

#### Bit 7 = ICF1 Input Capture Flag 1.

0: No input capture (reset value).

1: An input capture has occurred on the ICAP1 pin or the counter has reached the OC2R value in PWM mode. To clear this bit, first read the SR register, then read or write the low byte of the IC1R (IC1LR) register.

#### Bit 6 = OCF1 Output Compare Flag 1.

0: No match (reset value).

1: The content of the free running counter has matched the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.

#### Bit 5 = **TOF** Timer Overflow Flag.

- 0: No timer overflow (reset value).
- 1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first read the SR register, then read or write the low byte of the CR (CLR) register.

**Note:** Reading or writing the ACLR register does not clear TOF.

#### Bit 4 = ICF2 Input Capture Flag 2.

- 0: No input capture (reset value).
- 1: An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR register, then read or write the low byte of the IC2R (IC2LR) register.

#### Bit 3 = **OCF2** *Output Compare Flag 2.*

- 0: No match (reset value).
- 1: The content of the free running counter has matched the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR) register.

#### Bit 2 = TIMD Timer disable.

This bit is set and cleared by software. When set, it freezes the timer prescaler and counter and disabled the output functions (OCMP1 and OCMP2 pins) to reduce power consumption. Access to the timer registers is still available, allowing the timer configuration to be changed while it is disabled. 0: Timer enabled

1: Timer prescaler, counter and outputs disabled

Bits 1:0 = Reserved, must be kept cleared.

#### INPUT CAPTURE 1 HIGH REGISTER (IC1HR)

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the input capture 1 event).

7				0	
MSB				LSB	

#### **INPUT CAPTURE 1 LOW REGISTER (IC1LR)**

#### Read Only

**لرک**ا

Reset Value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the input capture 1 event).


7						0	
MSB						LSB	
	501	ete	P	ror	30		5

## OUTPUT COMPARE 1 HIGH REGISTER (OC1HR)

Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.



# OUTPUT COMPARE 1 LOW REGISTER (OC1LR)

Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7	<u> </u>			0
MSB	102			LSB

#### OUTPUT COMPARE 2 HIGH REGISTER (OC2HR)

Read/Write

Reset Value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

7				0	
MSB				LSB	

# OUTPUT COMPARE 2 LOW REGISTER (OC2LR)

Read/Write

Reset Value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7				0	
MSB				LSB	

#### **COUNTER HIGH REGISTER (CHR)**

#### Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7	Plo	0
MSB		LSB

#### COUNTER LOW REGISTER (CLR)

Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the CSR register clears the TOF bit.


7				0
MSB				LSB

# ALTERNATE COUNTER HIGH REGISTER (ACHR)

Read Only

Reset Value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.



# ALTERNATE COUNTER LOW REGISTER (ACLR)

Read Only

Reset Value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after an access to CSR register does not clear the TOF bit in the CSR register.

7				0
MSB				LSB

#### **INPUT CAPTURE 2 HIGH REGISTER (IC2HR)**

Read Only

Reset Value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the Input Capture 2 event).

7				0
MSB				LSB

#### **INPUT CAPTURE 2 LOW REGISTER (IC2LR)**

Read Only Reset Value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the Input Capture 2 event).

7				0
MSB				LSB



57

### Table 15. 16-Bit Timer Register Map and Reset Values

				1	1			1	1
Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
Timer A: 32	CR1	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1
Timer B: 42	Reset Value	0	0	0	0	0	0	0	0
Timer A: 31	CR2	OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXEDG
Timer B: 41	Reset Value	0	0	0	0	0	0	0	0 1
Timer A: 33	CSR	ICF1	OCF1	TOF	ICF2	OCF2	TIMD	-	-19
Timer B: 43	Reset Value	x	х	х	х	x	0	х	x
Timer A: 34 Timer B: 44		MSB -	-	-	-	-	-	· 00/	LSB -
Timer A: 35 Timer B: 45	-	MSB -	-	-	-	-	2	-	LSB -
Timer A: 36 Timer B: 46		MSB -	-	-	-	0/6		-	LSB -
Timer A: 37 Timer B: 47		MSB -	-	-	0%	5	-	-	LSB -
Timer A: 3E Timer B: 4E		MSB -	-	15)	-	-	-	-	LSB -
Timer A: 3F Timer B: 4F		MSB -	2016		-	-	-	-	LSB -
Timer A: 38 Timer B: 48		MSB		1	1	1	1	1	LSB 1
Timer A: 39 Timer B: 49		MSB 1	1	1	1	1	1	0	LSB 0
Timer A: 3A Timer B: 4A	ACHR Reset Value	MSB 1	1	1	1	1	1	1	LSB 1
Timer A: 3B Timer B: 4B		MSB 1	1	1	1	1	1	0	LSB 0
Timer A: 3C Timer B: 4C		MSB -	-	-	-	-	-	-	LSB -
Timer A: 3D Timer B: 4D		MSB -	-	-	-	-	-	-	LSB -

16-BIT TIMER (Cont'd)

#### **Related Documentation**

AN 973: SCI software communications using 16bit timer

AN 974: Real Time Clock with ST7 Timer Output Compare

AN 976: Driving a buzzer through the ST7 Timer PWM function

AN1041: Using ST7 PWM signal to generate analog input (sinusoid)

AN1046: UART emulation software

AN1078: PWM duty cycle switch implementing true 0 or 100 per cent duty cycle

AN1504: Starting a PWM signal directly at high obsolete Product(s) - Obsolete Product(s) level using the ST7 16-Bit timer

<u>ل کا</u>

# **11.4 SERIAL PERIPHERAL INTERFACE (SPI)**

# 11.4.1 Introduction

The Serial Peripheral Interface (SPI) allows fullduplex, synchronous, serial communication with external devices. An SPI system may consist of a master and one or more slaves or a system in which devices may be either masters or slaves.

#### 11.4.2 Main Features

- Full duplex synchronous transfers (on 3 lines)
- Simplex synchronous transfers (on 2 lines)
- Master or slave operation
- Six master mode frequencies (f<sub>CPU</sub>/4 max.)
- f<sub>CPU</sub>/2 max. slave mode frequency (see note)
- SS Management by software or hardware
- Programmable clock polarity and phase
- End of transfer interrupt flag

5/

 Write collision, Master Mode Fault and Overrun flags

Note: In slave mode, continuous transmission is not possible at maximum frequency due to the software overhead for clearing status flags and to initiate the next transmission sequence.

# **11.4.3 General Description**

Figure 46 shows the serial peripheral interface (SPI) block diagram. There are 3 registers:


- SPI Control Register (SPICR)
- SPI Control/Status Register (SPICSR)
- SPI Data Register (SPIDR)

The SPI is connected to external devices through 4 pins:

- MISO: Master In / Slave Out data
- MOSI: Master Out / Slave In data
- SCK: Serial Clock out by SPI masters and input by SPI slaves
- SS: Slave select:

This input signal acts as a 'chip select' to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave SS inputs can be driven by standard I/O ports on the master Device.

# Figure 46. Serial Peripheral Interface Block Diagram



57


# 11.4.3.1 Functional Description

57

A basic example of interconnections between a single master and a single slave is illustrated in Figure 47.

The MOSI pins are connected together and the MISO pins are connected together. In this way data is transferred serially between master and slave (most significant bit first).


The communication is always initiated by the master. When the master device transmits data to a slave device via MOSI pin, the slave device re-



sponds by sending data to the master device via the MISO pin. This implies full duplex communication with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only simplex communication is possible).

Four possible data/clock timing relationships may be chosen (see Figure 50) but master and slave must be programmed with the same timing mode.



# 11.4.3.2 Slave Select Management

As an alternative to using the  $\overline{SS}$  pin to control the Slave Select signal, the application can choose to manage the Slave Select signal by software. This is configured by the SSM bit in the SPICSR register (see Figure 49)

In software management, the external SS pin is free for other application uses and the internal SS signal level is driven by writing to the SSI bit in the SPICSR register.


#### In Master mode:

- SS internal must be held high continuously

# In Slave Mode:

There are two cases depending on the data/clock timing relationship (see Figure 48):

- If CPHA=1 (data latched on 2nd clock edge):
  - $\overline{SS}$  internal must be held low during the entire transmission. This implies that in single slave applications the  $\overline{SS}$  pin either can be tied to  $V_{SS}$ , or made free for standard I/O by managing the  $\overline{SS}$  function by software (SSM= 1 and SSI=0 in the in the SPICSR register)
- If CPHA=0 (data latched on 1st clock edge):
  - SS internal must be held low during byte transmission and pulled high between each byte to allow the slave to write to the shift register. If SS is not pulled high, a Write Collision error will occur when the slave writes to the shift register (see Section 11.4.5.3).



# Figure 48. Generic SS Timing Diagram

# 11.4.3.3 Master Mode Operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and phase are configured by software (refer to the description of the SPICSR register).

**Note:** The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

To operate the SPI in master mode, perform the following steps in order (if the SPICSR register is not written first, the SPICR register setting (MSTR bit ) may be not taken into account):

1. Write to the SPICR register:

- Select the clock frequency by configuring the SPR[2:0] bits.
- Select the clock polarity and clock phase by configuring the CPOL and CPHA bits. Figure 50 shows the four possible configurations.
   Note: The slave must have the same CPOL and CPHA settings as the master.
- 2. Write to the SPICSR register:
  - Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin high for the complete byte transmit sequence.
- 3. Write to the SPICR register:
  - Set the MSTR and SPE bits
     <u>Note</u>: MSTR and SPE bits remain set only if SS is high).

The transmit sequence begins when software writes a byte in the SPIDR register.

# 11.4.3.4 Master Mode Transmit Sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if the SPIE bit is set and the interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- 2. A read to the SPIDR register.

5/

**Note:** While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

#### 11.4.3.5 Slave Mode Operation

In slave mode, the serial clock is received on the SCK pin from the master device.

To operate the SPI in slave mode:

- 1. Write to the SPICSR register to perform the following actions:
  - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits (see Figure 50).
     Note: The slave must have the same CPOL and CPHA settings as the master.
  - Manage the SS pin as described in Section 11.4.3.2 and Figure 48. If CPHA=1 SS must be held low continuously. If CPHA=0 SS must be held low during byte transmission and pulled up between each byte to let the slave write in the shift register.
- 2. Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable the SPI I/O functions.

# 11.4.3.6 Slave Mode Transmit Sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware
- An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

1. An access to the SPICSR register while the SPIF bit is set.

2. A write or a read to the SPIDR register.

**Notes:** While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an Overrun condition (see Section 11.4.5.2).

# 11.4.4 Clock Phase and Clock Polarity


Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (See Figure 50).

Note: The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL=1 or pulling down SCK if CPOL=0).

The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge

Figure 50, shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin, the MOSI pin are directly connected between the master and the slave device.

Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.



# 11.4.5 Error Flags

# 11.4.5.1 Master Mode Fault (MODF)

Master mode fault occurs when the master device has its SS pin pulled low.

When a Master mode fault occurs:

- The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set.
- The SPE bit is reset. This blocks all output from the Device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the Device into slave mode.

Clearing the MODF bit is done through a software sequence:

1. A read access to the SPICSR register while the MODF bit is set.

2. A write to the SPICR register.

**Notes:** To avoid any conflicts in an application with multiple slaves, the SS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR bits while the MODF bit is set except in the MODF bit clearing sequence.

In a slave device, the MODF bit can not be set, but in a multi master configuration the Device can be in slave mode with the MODF bit set.

The MODF bit indicates that there might have been a multi-master conflict and allows software to handle this using an interrupt routine and either perform to a reset or return to an application default state.

# 11.4.5.2 Overrun Condition (OVR)

An overrun condition occurs, when the master device has sent a data byte and the slave device has not cleared the SPIF bit issued from the previously transmitted byte.

When an Overrun occurs:

 The OVR bit is set and an interrupt request is generated if the SPIE bit is set.

In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the SPIDR register returns this byte. All other bytes are lost.

The OVR bit is cleared by reading the SPICSR register.

# 11.4.5.3 Write Collision Error (WCOL)

A write collision occurs when the software tries to write to the SPIDR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted; and the software write will be unsuccessful.

Write collisions can occur both in master and slave mode. See also Section 11.4.3.2 "Slave Select Management" on page 78.


**Note:** a "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the CPU operation.

The WCOL bit in the SPICSR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

Clearing the WCOL bit is done through a software sequence (see Figure 51).

# Figure 51. Clearing the WCOL bit (Write Collision Flag) Software Sequence



# 11.4.5.4 Single Master and Multimaster Configurations

There are two types of SPI systems:

- Single Master System
- Multimaster System

# Single Master System

A typical single master system may be configured, using a device as the master and four devices as slaves (see Figure 52).

The master device selects the individual slave devices by using four pins of a parallel port to control the four SS pins of the slave devices.

The  $\overline{SS}$  pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices.

**Note:** To prevent a bus conflict on the MISO line the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master will receive the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.


Other transmission security methods can use ports for handshake lines or data bytes with command fields.

#### Multi-Master System

A multi-master system may also be configured by the user. Transfer of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system.

The multi-master system is principally handled by the MSTR bit in the SPICR register and the MODF bit in the SPICSR register.





# 11.4.6 Low Power Modes

Mode	Description
WAIT	No effect on SPI. SPI interrupt events cause the Device to exit from WAIT mode.
HALT	SPI registers are frozen. In HALT mode, the SPI is inactive. SPI oper- ation resumes when the Device is woken up by an interrupt with "exit from HALT mode" capability. The data received is subsequently read from the SPIDR register when the soft- ware is running (interrupt vector fetching). If several data are received before the wake- up event, then an overrun error is generated. This error can be detected after the fetch of the interrupt routine that woke up the Device.

# 11.4.6.1 Using the SPI to wake-up the Device from Halt mode

In slave configuration, the SPI is able to wake-up the Device from HALT mode through a SPIF interrupt. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetch). If multiple data transfers have been performed before software clears the SPIF bit, then the OVR bit is set by hardware.

**Note:** When waking up from Halt mode, if the SPI remains in Slave mode, it is recommended to perform an extra communications cycle to bring the SPI from Halt mode state to normal state. If the SPI exits from Slave mode, it returns to normal state immediately.

**Caution:** The SPI can wake-up the Device from Halt mode only if the Slave Select signal (external

SS pin or the SSI bit in the SPICSR register) is low when the Device enters Halt mode. So if Slave selection is configured as external (see Section 11.4.3.2), make sure the master drives a low level on the SS pin when the slave enters Halt mode.

# 11.4.7 Interrupts

Interrupt Event	Event Flag	Enable Control Bit	Exit Exit from from Wait Halt	
SPI End of Trans- fer Event	SPIF		Yes	Yes
Master Mode Fault Event	MODF	SPIE	Yes	No
Overrun Error	OVR		Yes	No

**Note**: The SPI interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

83/172

# SERIAL PERIPHERAL INTERFACE (Cont'd) 11.4.8 Register Description CONTROL REGISTER (SPICR)

Read/Write

Reset Value: 0000 xxxx (0xh)

7							0
SPIE	SPE	SPR2	MSTR	CPOL	CPHA	SPR1	SPR0

Bit 7 = **SPIE** Serial Peripheral Interrupt Enable. This bit is set and cleared by software.

- 0: Interrupt is inhibited
- 1: An SPI interrupt is generated whenever an End of Transfer event, Master Mode Fault or Overrun error occurs (SPIF=1, MODF=1 or OVR=1 in the SPICSR register)

# Bit 6 = **SPE** Serial Peripheral Output Enable.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS=0 (see Section 11.4.5.1 "Master Mode Fault (MODF)" on page 81). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins.

0: I/O pins free for general purpose I/O

1: SPI I/O pin alternate functions enabled

#### Bit 5 = **SPR2** Divider Enable.

This bit is set and cleared by software and is cleared by reset. It is used with the SPR[1:0] bits to set the baud rate. Refer to Table 16 SPI Master mode SCK Frequency.

#### 0: Divider by 2 enabled

1: Divider by 2 disabled

Note: This bit has no effect in slave mode.

#### Bit 4 = MSTR Master Mode.

This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS=0 (see Section 11.4.5.1 "Master Mode Fault (MODF)" on page 81).

0: Slave mode

1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.

#### Bit 3 = CPOL Clock Polarity.

This bit is set and cleared by software. This bit determines the idle state of the serial Clock. The CPOL bit affects both the master and slave modes.

0: SCK pin has a low level idle state 1: SCK pin has a high level idle state

**Note**: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.

#### Bit 2 = **CPHA** *Clock Phase*.

This bit is set and cleared by software.

- 0: The first clock transition is the first data capture edge.
- 1: The second clock transition is the first capture edge.

**Note:** The slave must have the same CPOL and CPHA settings as the master.

#### Bits 1:0 = SPR[1:0] Serial Clock Frequency.

These bits are set and cleared by software. Used with the SPR2 bit, they select the baud rate of the SPI serial clock SCK output by the SPI in master mode.

Note: These 2 bits have no effect in slave mode.

#### Table 16. SPI Master mode SCK Frequency

Serial Clock	SPR2	SPR1	SPR0
f <sub>CPU</sub> /4	1	0	0
f <sub>CPU</sub> /8	0	0	0
f <sub>CPU</sub> /16	0	0	1
f <sub>CPU</sub> /32	1	1	0
f <sub>CPU</sub> /64	0	1	0
f <sub>CPU</sub> /128	0	1	1

**CONTROL/STATUS REGISTER (SPICSR)** Read/Write (some bits Read Only)

Reset Value: 0000 0000 (00h)

7							0
SPIF	WCOL	OVR	MODF	-	SOD	SSM	SSI

Bit 7 = **SPIF** Serial Peripheral Data Transfer Flag (Read only).

This bit is set by hardware when a transfer has been completed. An interrupt is generated if SPIE=1 in the SPICR register. It is cleared by a software sequence (an access to the SPICSR register followed by a write or a read to the SPIDR register).

- 0: Data transfer is in progress or the flag has been cleared.
- 1: Data transfer between the Device and an external device has been completed.

**Note:** While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Bit 6 = **WCOL** *Write Collision status (Read only).* This bit is set by hardware when a write to the SPIDR register is done during a transmit sequence. It is cleared by a software sequence (see Figure 51).

0: No write collision occurred

1: A write collision has been detected

Bit 5 = **OVR** SPI Overrun error (Read only).

This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (See Section 11.4.5.2). An interrupt is generated if SPIE = 1 in the SPICR register. The OVR bit is cleared by software reading the SPICSR register. 0: No overrun error

1: Overrun error detected

# Bit 4 = MODF Mode Fault flag (Read only).

This bit is set by hardware when the SS pin is pulled low in master mode (see Section 11.4.5.1 "Master Mode Fault (MODF)" on page 81). An SPI interrupt can be generated if SPIE=1 in the SPICR register. This bit is cleared by a software sequence (An access to the SPICSR register while MODF=1 followed by a write to the SPICR register).

0: No master mode fault detected

1: A fault in master mode has been detected

Bit 3 = Reserved, must be kept cleared.

# Bit 2 = **SOD** SPI Output Disable.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI output (MOSI in master mode / MISO in slave mode) 0: SPI output enabled (if SPE=1) 1: SPI output disabled

# Bit 1 = SSM SS Management.

This bit is set and cleared by software. When set, it disables the alternate function of the SPI SS pin and uses the SSI bit value instead. See Section 11.4.3.2 "Slave Select Management" on page 78.

- 0: Hardware management (SS managed by external pin)
- 1: Software management (internal SS signal controlled by SSI bit. External SS pin free for general-purpose I/O)

# Bit 0 = SSI SS Internal Mode.

This bit is set and cleared by software. It <u>acts</u> as a 'chip select' by controlling the level of the SS slave select signal when the SSM bit is set.

- 0 : Slave selected
- 1: Slave deselected

# DATA I/O REGISTER (SPIDR)

Read/Write Reset Value: Undefined

7							0
D7	D6	D5	D4	D3	D2	D1	D0

The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register will initiate transmission/reception of another byte.

**Notes:** During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

**Warning:** A write to the SPIDR register places data directly into the shift register for transmission.

A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see Figure 46).

57

# Table 17. SPI Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0	
0021h	<b>SPIDR</b> Reset Value	MSB x	x	x	x	x	x	х	LSB x	
0022h	SPICR Reset Value	SPIE 0	SPE 0	SPR2 0	MSTR 0	CPOL x	CPHA x	SPR1 x	SPR0 x	
0023h	SPICSR Reset Value	SPIF 0	WCOL 0	OR 0	MODF 0	0	SOD 0	SSM 0	SSI 0	5
00	Reset Value	Pre		,(5)	- Ok	sole	te P	rodi		



# **11.5 SERIAL COMMUNICATIONS INTERFACE (SCI)**

# 11.5.1 Introduction

The Serial Communications Interface (SCI) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The SCI offers a very wide range of baud rates using two baud rate generator systems.

#### 11.5.2 Main Features

- Full duplex, asynchronous communications
- NRZ standard format (Mark/Space)
- Dual baud rate generator systems
- Independently programmable transmit and receive baud rates up to 500K baud.
- Programmable data word length (8 or 9 bits)
- Receive buffer full, Transmit buffer empty and End of Transmission flags
- Two receiver wake-up modes:
  - Address bit (MSB)
  - Idle line
- Muting function for multiprocessor configurations
- Separate enable bits for Transmitter and Receiver ductis
- Four error detection flags:
  - Overrun error
  - Noise error
  - Frame error
  - Parity error
- Five interrupt sources with flags:
  - Transmit data register empty
  - Transmission complete
  - Receive data register full
  - Idle line received
  - Overrun error detected
- Parity control:
  - Transmits parity bit
  - Checks parity of received data byte
- Reduced power consumption mode

#### **11.5.3 General Description**


The interface is externally connected to another device by two pins (see Figure 54):

- TDO: Transmit Data Output. When the transmitter and the receiver are disabled, the output pin returns to its I/O port configuration. When the transmitter and/or the receiver are enabled and nothing is to be transmitted, the TDO pin is at high level.
- RDI: Receive Data Input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

Through these pins, serial data is transmitted and received as frames comprising:

- An Idle Line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- A Stop bit indicating that the frame is complete.
- This interface uses two types of baud rate generator:
- A conventional type for commonly-used baud rates.
- An extended type with a prescaler offering a very wide range of baud rates even with non-standard oscillator frequencies.

# Figure 53. SCI Block Diagram



Ĺ٧/

# **11.5.4 Functional Description**

The block diagram of the Serial Control Interface, is shown in Figure 53. It contains 6 dedicated registers:

- Two control registers (SCICR1 & SCICR2)
- A status register (SCISR)

5/

- A baud rate register (SCIBRR)
- An extended prescaler receiver register (SCIER-PR)
- An extended prescaler transmitter register (SCI-ETPR)

Refer to the register descriptions in Section 11.5.7for the definitions of each bit.

# 11.5.4.1 Serial Data Format

Word length may be selected as being either 8 or 9 bits by programming the M bit in the SCICR1 register (see Figure 53).

The TDO pin is in low state during the start bit.

The TDO pin is in high state during the stop bit.

An Idle character is interpreted as an entire frame of "1"s followed by the start bit of the next frame which contains data.

A Break character is interpreted on receiving "0"s for some multiple of the frame period. At the end of the last break frame the transmitter inserts an extra "1" bit to acknowledge the start bit.

Transmission and reception are driven by their own baud rate generator.

o 1 11 14/										
9-bit Word	length (M bi	t is set)					ossible		Nex	t Data Frame
	Data F	rame			$\bigcirc$	20	Parity Bit		Next	
Start Bit Bit0	Bit1 Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Stop Bit	Start Bit	
			10	5						
	Idle Fra	ame							Start Bit	
		30.								
	Break I	rame							Extra	Start Bit
	2.									
8-bit Wo	rd length (M	bit is re	set)					1		
S010	Data F	rame				Possit Parit				ata Frame
Start	it0 Bit1 Bit	2 Bit3	Bit4	Bit5	Bit6	Bit	- Sto	Ne	art	
Bit			DII4		Ditt	Dit	Bit	Bi	t	_
								Sta		-
	Idle Fra	ame						Bi	t	_
	Break I	Frame						Ext	ra Start	
	Diouki							'1	Bit	<u> </u>

# Figure 54. Word Length Programming

#### 11.5.4.2 Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bit status. When the M bit is set, word length is 9 bits and the 9th bit (the MSB) has to be stored in the T8 bit in the SCICR1 register.

#### **Character Transmission**

During an SCI transmission, data shifts out least significant bit first on the TDO pin. In this mode, the SCIDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see Figure 53).

#### Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIETPR registers.
- Set the TE bit to assign the TDO pin to the alternate function and to send a idle frame as first transmission.
- Access the SCISR register and write the data to send in the SCIDR register (this sequence clears the TDRE bit). Repeat this sequence for each data to be transmitted.

Clearing the TDRE bit is always performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

The TDRE bit is set by hardware and it indicates:

- The TDR register is empty.
- The data transfer is beginning.
- The next data can be written in the SCIDR register without overwriting the previous data.

This flag generates an interrupt if the TIE bit is set and the I bit is cleared in the CCR register.

When a transmission is taking place, a write instruction to the SCIDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the SCIDR register places the data directly in the shift register, the data transmission starts, and the TDRE bit is immediately set. When a frame transmission is complete (after the stop bit or after the break frame) the TC bit is set and an interrupt is generated if the TCIE is set and the I bit is cleared in the CCR register.

Clearing the TC bit is performed by the following software sequence:

1. An access to the SCISR register

A write to the SCIDR register

**Note:** The TDRE and TC bits are cleared by the same software sequence.

#### Break Characters

Setting the SBK bit loads the shift register with a break character. The break frame length depends on the M bit (see Figure 54).

As long as the SBK bit is set, the SCI send break frames to the TDO pin. After clearing this bit by software the SCI insert a logic 1 bit at the end of the last break frame to guarantee the recognition of the start bit of the next frame.

#### **Idle Characters**

Setting the TE bit drives the SCI to send an idle frame before the first data frame.

Clearing and then setting the TE bit during a transmission sends an idle frame after the current word.

**Note:** Resetting and setting the TE bit causes the data in the TDR register to be lost. Therefore the best time to toggle the TE bit is when the TDRE bit is set i.e. before writing the next byte in the SCIDR.

#### 11.5.4.3 Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

#### **Character reception**

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, the SCIDR register consists or a buffer (RDR) between the internal bus and the received shift register (see Figure 53).

#### Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIERPR registers.
- Set the RE bit, this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

- 1. An access to the SCISR register
- 2. A read to the SCIDR register.

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

# **Break Character**

When a break character is received, the SPI handles it as a framing error.

#### **Idle Character**

When a idle frame is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I bit is cleared in the CCR register.

#### **Overrun Error**

An overrun error occurs when a character is received when RDRF has not been reset. Data can not be transferred from the shift register to the RDR register as long as the RDRF bit is not cleared.

When a overrun error occurs:

- The OR bit is set.
- The RDR content will not be lost.
- The shift register will be overwritten.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CCR register.

The OR bit is reset by an access to the SCISR register followed by a SCIDR register read operation.

#### Noise Error

Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise. Normal data bits are considered valid if three consecutive samples (8th, 9th, 10th) have the same bit value, otherwise the NF flag is set. In the case of start bit detection, the NF flag is set on the basis of an algorithm combining both valid edge detection and three samples (8th, 9th, 10th). Therefore, to prevent the NF flag getting set during start bit reception, there should be a valid edge detection as well as three valid samples.

When noise is detected in a frame:

- The NF flag is set at the rising edge of the RDRF bit.
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.


The NF flag is reset by a SCISR register read operation followed by a SCIDR register read operation.

During reception, if a false start bit is detected (e.g. 8th, 9th, 10th samples are 011,101,110), the frame is discarded and the receiving sequence is not started for this frame. There is no RDRF bit set for this frame and the NF flag is set internally (not accessible to the user). This NF flag is accessible along with the RDRF bit when a next valid frame is received.

**Note:** If the application Start Bit is not long enough to match the above requirements, then the NF Flag may get set due to the short Start Bit. In this case, the NF flag may be ignored by the application software when the first valid byte is received.

See also Section 11.5.4.10.

# Figure 55. SCI Baud Rate and Extended Prescaler Block Diagram



Δ7/

# **Framing Error**

A framing error is detected when:

- The stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.
- A break is received.

When the framing error is detected:

- the FE bit is set by hardware
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

# 11.5.4.4 Conventional Baud Rate Generation

The baud rate for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows:

$$Tx = \frac{f_{CPU}}{(16 \cdot PR) \cdot TR} \qquad Rx = \frac{f_{CPU}}{(16 \cdot PR) \cdot RR}$$

with:

PR = 1, 3, 4 or 13 (see SCP[1:0] bits)

TR = 1, 2, 4, 8, 16, 32, 64,128

(see SCT[2:0] bits)

RR = 1, 2, 4, 8, 16, 32, 64,128

(see SCR[2:0] bits)

All these bits are in the SCIBRR register.

**Example:** If  $f_{CPU}$  is 8 MHz (normal mode) and if PR=13 and TR=RR=1, the transmit and receive baud rates are 38400 baud.

**Note:** the baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

# 11.5.4.5 Extended Baud Rate Generation

The extended prescaler option gives a very fine tuning on the baud rate, using a 255 value prescaler, whereas the conventional Baud Rate Generator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in the Figure 55.

The output clock rate sent to the transmitter or to the receiver will be the output from the 16 divider divided by a factor ranging from 1 to 255 set in the SCIERPR or the SCIETPR register. **Note:** the extended prescaler is activated by setting the SCIETPR or SCIERPR register to a value other than zero. The baud rates are calculated as follows:

$$Tx = \frac{f_{CPU}}{16 \cdot ETPR^{*}(PR^{*}TR)} Rx = \frac{f_{CPU}}{16 \cdot ERPR^{*}(PR^{*}RR)}$$

with:

ETPR = 1,..,255 (see SCIETPR register)

ERPR = 1,.. 255 (see SCIERPR register)

#### 11.5.4.6 Receiver Muting and Wake-up Feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non addressed receivers.

The non addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

All the reception status bits can not be set.

All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

- by Idle Line detection if the WAKE bit is reset,

- by Address Mark detection if the WAKE bit is set.

Receiver wakes-up by Idle Line detection when the Receive line has recognised an Idle Frame. Then the RWU bit is reset by hardware but the IDLE bit is not set.

Receiver wakes-up by Address Mark detection when it received a "1" as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

**Caution**: In Mute mode, do not write to the SCICR2 register. If the SCI is in Mute mode during the read operation (RWU=1) and a address mark wake up event occurs (RWU is reset) before the write operation, the RWU bit will be set again by this write operation. Consequently the address byte is lost and the SCI is not woken up from Mute mode.

57

#### 11.5.4.7 Parity Control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the SCICR1 register. Depending on the frame length defined by the M bit, the possible SCI frame formats are as listed in Table 18.

M bit	PCE bit	SCI frame
0	0	SB   8 bit data   STB
0	1	SB   7-bit data   PB   STB
1	0	SB   9-bit data   STB
1	1	SB   8-bit data PB   STB

**Legend:** SB = Start Bit, STB = Stop Bit,

PB = Parity Bit

**Note**: In case of wake up by an address mark, the MSB bit of the data is taken into account and not the parity bit

**Even parity:** the parity bit is calculated to obtain an even number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Ex: data=00110101; 4 bits set => parity bit will be 0 if even parity is selected (PS bit = 0).

**Odd parity:** the parity bit is calculated to obtain an odd number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Ex: data=00110101; 4 bits set => parity bit will be 1 if odd parity is selected (PS bit = 1).

**Transmission mode:** If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted but is changed by the parity bit.

**Reception mode:** If the PCE bit is set then the interface checks if the received data byte has an

even number of "1s" if even parity is selected (PS=0) or an odd number of "1s" if odd parity is selected (PS=1). If the parity check fails, the PE flag is set in the SCISR register and an interrupt is generated if PIE is set in the SCICR1 register.

#### 11.5.4.8 SCI Clock Tolerance

During reception, each bit is sampled 16 times. The majority of the 8th, 9th and 10th samples is considered as the bit value. For a valid bit detection, all the three samples should have the same value otherwise the noise flag (NF) is set. For example: if the 8th, 9th and 10th samples are 0, 1 and 1 respectively, then the bit value will be "1", but the Noise Flag bit is be set because the three samples values are not the same.

Consequently, the bit length must be long enough so that the 8th, 9th and 10th samples have the desired bit value. This means the clock frequency should not vary more than 6/16 (37.5%) within one bit. The sampling clock is resynchronized at each start bit, so that when receiving 10 bits (one start bit, 1 data byte, 1 stop bit), the clock deviation must not exceed 3.75%.

**Note:** The internal sampling clock of the microcontroller samples the pin value on every falling edge. Therefore, the internal sampling clock and the time the application expects the sampling to take place may be out of sync. For example: If the baud rate is 15.625 kbaud (bit length is 64µs), then the 8th, 9th and 10th samples will be at 28µs, 32µs & 36µs respectively (the first sample starting ideally at 0µs). But if the falling edge of the internal clock occurs just before the pin value changes, the samples would then be out of sync by ~4us. This means the entire bit length must be at least 40µs (36µs for the 10th sample + 4µs for synchronization with the internal sampling clock).

# 11.5.4.9 Clock Deviation Causes

The causes which contribute to the total deviation are:

- D<sub>TRA</sub>: Deviation due to transmitter error (Local oscillator error of the transmitter or the transmitter is transmitting at a different baud rate).
- D<sub>QUANT</sub>: Error due to the baud rate quantisation of the receiver.
- D<sub>REC</sub>: Deviation of the local oscillator of the receiver: This deviation can occur during the reception of one complete SCI message assuming that the deviation has been compensated at the beginning of the message.
- D<sub>TCL</sub>: Deviation due to the transmission line (generally due to the transceivers)

All the deviations of the system should be added and compared to the SCI clock tolerance:

 $\mathsf{D}_{\mathsf{TRA}} + \mathsf{D}_{\mathsf{QUANT}} + \mathsf{D}_{\mathsf{REC}} + \mathsf{D}_{\mathsf{TCL}} < 3.75\%$ 

# 11.5.4.10 Noise Error Causes

See also description of Noise error in Section 11.5.4.3.

# Start bit

The noise flag (NF) is set during start bit reception if one of the following conditions occurs:

- 1. A valid falling edge is not detected. A falling edge is considered to be valid if the 3 consecutive samples before the falling edge occurs are detected as '1' and, after the falling edge occurs, during the sampling of the 16 samples, if one of the samples numbered 3, 5 or 7 is detected as a "1".
- 2. During sampling of the 16 samples, if one of the samples numbered 8, 9 or 10 is detected as a "1".


Therefore, a valid Start Bit must satisfy both the above conditions to prevent the Noise Flag getting set.

# Data Bits

The noise flag (NF) is set during normal data bit reception if the following condition occurs:

 During the sampling of 16 samples, if all three samples numbered 8, 9 and 10 are not the same. The majority of the 8th, 9th and 10th samples is considered as the bit value.

Therefore, a valid Data Bit must have samples 8, 9 and 10 at the same value to prevent the Noise Flag getting set.



# Figure 56. Bit Sampling in Reception Mode

57/

,du

# 11.5.5 Low Power Modes

Mode	Description
	No effect on SCI.
WAIT	SCI interrupts cause the device to exit from Wait mode.
	SCI registers are frozen.
HALT	In Halt mode, the SCI stops transmit- ting/receiving until Halt mode is exit- ed.

# 11.5.6 Interrupts

Ler is reset The SCI interrupt events are connected to the same interrupt vector.

These events generate an interrupt if the corresponding Enable Control Bit is set and the inter-

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
Transmit Data Register Empty	TDRE	TIE	Yes	No
Transmission Com- plete	тс	TCIE	Yes	No
Received Data Ready to be Read	RDRF	RIE	Yes	No
Overrun Error Detected	OR		Yes	No 🤊
Idle Line Detected	IDLE	ILIE	Yes	No
Parity Error	PE	PIE	Yes	No

rupt mask in the CC register is reset (RIM instruc-



# 11.5.7 Register Description STATUS REGISTER (SCISR)

# Read Only

Reset Value: 1100 0000 (C0h)

7							0
TDRE	тс	RDRF	IDLE	OR	NF	FE	PE

#### Bit 7 = **TDRE** *Transmit data register empty.*

This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE bit=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).

0: Data is not transferred to the shift register

1: Data is transferred to the shift register

**Note:** Data will not be transferred to the shift register unless the TDRE bit is cleared.

#### Bit 6 = **TC** *Transmission complete.*

This bit is set by hardware when transmission of a frame containing Data is complete. An interrupt is generated if TCIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).

0: Transmission is not complete

1: Transmission is complete

**Note:** TC is not set after the transmission of a Preamble or a Break.

# Bit 5 = **RDRF** Received data ready flag.

This bit is set by hardware when the content of the RDR register has been transferred to the SCIDR register. An interrupt is generated if RIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: Data is not received

1: Received data is ready to be read

# Bit 4 = **IDLE** *Idle line detect.*

This bit is set by hardware when a Idle Line is detected. An interrupt is generated if the ILIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No Idle Line is detected

1: Idle Line is detected

**Note:** The IDLE bit will not be set again until the RDRF bit has been set itself (i.e. a new idle line occurs).

# Bit 3 = **OR** Overrun error.

This bit is set by hardware when the word currently being received in the shift register is ready to be transferred into the RDR register while RDRF=1. An interrupt is generated if RIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No Overrun error

1: Overrun error is detected

**Note:** When this bit is set RDR register content will not be lost but the shift register will be overwritten.

# Bit 2 = NF Noise flag.

This bit is set by hardware when noise is detected on a received frame. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No noise is detected

1: Noise is detected

**Note:** This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt.

# Bit 1 = **FE** Framing error.

This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No Framing error is detected

1: Framing error or break character is detected

**Note:** This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt. If the word currently being transferred causes both frame error and overrun error, it will be transferred and only the OR bit will be set.

# Bit 0 = **PE** Parity error.

This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by a software sequence (a read to the status register followed by an access to the SCIDR data register). An interrupt is generated if PIE=1 in the SCICR1 register. 0: No parity error

1: Parity error

57

# SERIAL COMMUNICATIONS INTERFACE (Cont'd) CONTROL REGISTER 1 (SCICR1)

# Read/Write

Reset Value: x000 0000 (x0h)

7							0
R8	Т8	SCID	М	WAKE	PCE	PS	PIE

#### Bit 7 = R8 Receive data bit 8.

This bit is used to store the 9th bit of the received word when M=1.

#### Bit 6 = T8 Transmit data bit 8.

This bit is used to store the 9th bit of the transmitted word when M=1.

Bit 5 = **SCID** *Disabled for low power consumption* When this bit is set the SCI prescalers and outputs are stopped and the end of the current byte transfer in order to reduce power consumption. This bit is set and cleared by software.

0: SCI enabled

1: SCI prescaler and outputs disabled

Bit  $4 = \mathbf{M}$  *Word length.* This bit determines the word length. It is set or cleared by software. 0: 1 Start bit, 8 Data bits, 1 Stop bit

1: 1 Start bit, 9 Data bits, 1 Stop bit

**Note**: The M bit must not be modified during a data transfer (both transmission and reception).

#### Bit 3 = WAKE Wake-Up method.

This bit determines the SCI Wake-Up method, it is set or cleared by software. 0: Idle Line 1: Address Mark

# Bit 2 = PCE Parity control enable.

This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).

0: Parity control disabled

1: Parity control enabled

# Bit 1 = **PS** Parity selection.

This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity will be selected after the current byte.

0: Even parity

1: Odd parity

# Bit 0 = **PIE** Parity interrupt enable.

This bit enables the interrupt capability of the hardware parity control when a parity error is detected (PE bit set). It is set and cleared by software.

0: Parity error interrupt disabled

1: Parity error interrupt enabled.

# SERIAL COMMUNICATIONS INTERFACE (Cont'd) CONTROL REGISTER 2 (SCICR2)

# Read/Write

Reset Value: 0000 0000 (00h)

7							0
TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK

Bit 7 = **TIE** *Transmitter interrupt enable.* This bit is set and cleared by software. 0: Interrupt is inhibited

1: An SCI interrupt is generated whenever

TDRE=1 in the SCISR register

Bit 6 = TCIE *Transmission complete interrupt enable* 

This bit is set and cleared by software.

0: Interrupt is inhibited

1: An SCI interrupt is generated whenever TC=1 in the SCISR register

# Bit 5 = **RIE** Receiver interrupt enable.

This bit is set and cleared by software.

- 0: Interrupt is inhibited
- 1: An SCI interrupt is generated whenever OR=1 or RDRF=1 in the SCISR register

# Bit 4 = ILIE Idle line interrupt enable.

This bit is set and cleared by software.

- 0: Interrupt is inhibited
- 1: An SCI interrupt is generated whenever IDLE=1 in the SCISR register.

# Bit 3 = **TE** *Transmitter enable*.

This bit enables the transmitter. It is set and cleared by software. 0: Transmitter is disabled

1: Transmitter is enabled

#### Notes:

- During transmission, a "0" pulse on the TE bit ("0" followed by "1") sends a preamble (idle line) after the current word.
- When TE is set there is a 1 bit-time delay before the transmission starts.

**Caution:** The TDO pin is free for general purpose I/O only when the TE and RE bits are both cleared (or if TE is never set).

# Bit 2 = **RE** Receiver enable.

This bit enables the receiver. It is set and cleared by software.

- 0: Receiver is disabled
- 1: Receiver is enabled and begins searching for a start bit

# Bit 1 = RWU Receiver wake-up.

This bit determines if the SCI is in mute mode or not. It is set and cleared by software and can be cleared by hardware when a wake-up sequence is recognized.

0: Receiver in Active mode

1: Receiver in Mute mode

**Note:** Before selecting Mute mode (setting the RWU bit), the SCI must receive some data first, otherwise it cannot function in Mute mode with wakeup by idle line detection.

# Bit 0 = SBK Send break.

This bit set is used to send break characters. It is set and cleared by software.

0: No break character is transmitted

1: Break characters are transmitted

**Note:** If the SBK bit is set to "1" and then to "0", the transmitter will send a BREAK word at the end of the current word.

# SERIAL COMMUNICATIONS INTERFACE (Cont'd) DATA REGISTER (SCIDR)

# Read/Write

#### Reset Value: Undefined

Contains the Received or Transmitted data character, depending on whether it is read from or written to.

7							0
DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0

The Data register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 53).

The RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 53).

# **BAUD RATE REGISTER (SCIBRR)**

Read/Write

Reset Value: 0000 0000 (00h)

7

SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0

# Bits 7:6= SCP[1:0] First SCI Prescaler

These 2 prescaling bits allow several standard clock division ranges:

PR Prescaling factor	SCP1	SCP0
03	0	0
3	0	1
4	1	0
13	1	1

Bits 5:3 = SCT[2:0] SCI Transmitter rate divisor These 3 bits, in conjunction with the SCP1 & SCP0 bits define the total division applied to the bus clock to yield the transmit rate clock in conventional Baud Rate Generator mode.

TR dividing factor	SCT2	SCT1	SCT0	
1	0	0	0	
2	0	0	1	
4	0	1	0	
8	0	1	1,0	
16	1	0	0	
32	1	0	9	>
64	1	1	0	
128	1	G	1	1

Bits 2:0 = **SCR[2:0]** *SCI Receiver rate divisor.* These 3 bits, in conjunction with the SCP[1:0] bits define the total division applied to the bus clock to yield the receive rate clock in conventional Baud Rate Generator mode.

RR Dividing factor	SCR2	SCR1	SCR0
1	0	0	0
2	0	0	1
4	0	1	0
8	0	1	1
16	1	0	0
32	1	0	1
64	1	1	0
128	1	1	1



# SERIAL COMMUNICATIONS INTERFACE (Cont'd) EXTENDED RECEIVE PRESCALER DIVISION REGISTER (SCIERPR)

#### Read/Write

Reset Value: 0000 0000 (00h)

Allows setting of the Extended Prescaler rate division factor for the receive circuit.

7							0
ERPR							
7	6	5	4	3	2	1	0

# Bits 7:0 = **ERPR[7:0]** 8-bit Extended Receive Prescaler Register.

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 55) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

# Table 19. Baudrate Selection

5/

# EXTENDED TRANSMIT PRESCALER DIVISION REGISTER (SCIETPR)

# Read/Write

Reset Value:0000 0000 (00h)

Allows setting of the External Prescaler rate division factor for the transmit circuit.

7							0	
ETPR								
7	6	5	4	3	2	1	0	

#### Bits 7:0 = **ETPR[7:0]** 8-bit Extended Transmit *Prescaler Register.*

The extended Baud Rate Generator is activated when a value different from 00h is stored in this register. Therefore the clock frequency issued from the 16 divider (see Figure 55) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255).

The extended baud rate generator is not used after a reset.

			Cor	nditions		Baud	
Symbol	Parameter	f <sub>CPU</sub>	Accuracy vs. Standard	Prescaler	Standard	Rate	Unit
f <sub>Tx</sub> f <sub>Rx</sub>	Communication frequency	8MHz	~0.16%	Conventional Mode TR (or RR)=128, PR=13 TR (or RR)= 32, PR=13 TR (or RR)= 16, PR=13 TR (or RR)= 8, PR=13 TR (or RR)= 4, PR=13 TR (or RR)= 16, PR= 3 TR (or RR)= 2, PR=13 TR (or RR)= 1, PR=13	300 1200 2400 4800 9600 10400 19200 38400	~300.48 ~1201.92 ~2403.84 ~4807.69 ~9615.38 ~10416.67 ~19230.77 ~38461.54	Hz
0			~0.79%	Extended Mode ETPR (or ERPR) = 35, TR (or RR)= 1, PR=1	14400	~14285.71	

# Table 20. SCI Register Map and Reset Values

Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
50	SCISR	TDRE	TC	RDRF	IDLE	OR	NF	FE	PE
50	Reset Value	1	1	0	0	0	0	0	0
51	SCIDR	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
51	Reset Value	х	х	х	х	х	х	х	х
52	SCIBRR	SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
52	Reset Value	0	0	0	0	0	0	0	0
53	SCICR1	R8	Т8	SCID	М	WAKE	PCE	PS	PIE
55	Reset Value	x	0	0	0	0	0	0	0
54	SCICR2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
54	Reset Value	0	0	0	0	0	0	0	0
55	SCIERPR	ERPR7	ERPR6	ERPR5	ERPR4	ERPR3	ERPR2	ERPR1	ERPR0
55	Reset Value	0	0	0	0	0	0	0	0
56	SCIETPR	ETPR7	ETPR6	ETPR5	ETPR4	ETPR3	ETPR2	ETPR1	ETPR0
50									
	Reset Value	0	0	0	0	50	0	0	0
	Reset Value						0	0	0

# 11.6 I<sup>2</sup>C BUS INTERFACE (I2C)

# 11.6.1 Introduction

The I<sup>2</sup>C Bus Interface serves as an interface between the microcontroller and the serial I<sup>2</sup>C bus. It provides both multimaster and slave functions, and controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing. It supports fast I<sup>2</sup>C mode (400kHz).

#### 11.6.2 Main Features

- Parallel-bus/I<sup>2</sup>C protocol converter
- Multi-master capability
- 7-bit/10-bit Addressing
- SMBus V1.1 Compliant
- Transmitter/Receiver flag
- End-of-byte transmission flag
- Transfer problem detection

# I<sup>2</sup>C Master Features:

- Clock generation
- I<sup>2</sup>C bus busy flag
- Arbitration Lost Flag
- End of byte transmission flag
- Transmitter/Receiver Flag
- Start bit detection flag
- Start and Stop generation

# I<sup>2</sup>C Slave Features:

- Stop bit detection
- I<sup>2</sup>C bus busy flag
- Detection of misplaced start or stop condition
- Programmable I<sup>2</sup>C Address detection
- Transfer problem detection
- End-of-byte transmission flag
- Transmitter/Receiver flag

# **11.6.3 General Description**

In addition to receiving and transmitting data, this interface converts it from serial to parallel format

# Figure 57. I<sup>2</sup>C BUS Protocol

and vice versa, using either an interrupt or polled handshake. The interrupts are enabled or disabled by software. The interface is connected to the  $I^2C$  bus by a data pin (SDAI) and by a clock pin (SCLI). It can be connected both with a standard  $I^2C$  bus and a Fast  $I^2C$  bus. This selection is made by software.

#### Mode Selection

The interface can operate in the four following modes:

- Slave transmitter/receiver
- Master transmitter/receiver
- By default, it operates in slave mode.

The interface automatically switches from slave to master after it generates a START condition and from master to slave in case of arbitration loss or a STOP generation, allowing then Multi-Master capability.


# **Communication Flow**

In Master mode, it initiates a data transfer and generates the clock signal. A serial data transfer always begins with a start condition and ends with a stop condition. Both start and stop conditions are generated in master mode by software.

In Slave mode, the interface is capable of recognising its own address (7 or 10-bit), and the General Call address. The General Call address detection may be enabled or disabled by software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first byte(s) following the start condition contain the address (one in 7-bit mode, two in 10-bit mode). The address is always transmitted in Master mode.

A 9th clock pulse follows the 8 clock cycles of a byte transfer, during which the receiver must send an acknowledge bit to the transmitter. Refer to Figure 57.



Acknowledge may be enabled and disabled by software.

The I<sup>2</sup>C interface address and/or general call address can be selected by software.

The speed of the  $I^2C$  interface may be selected between Standard (up to 100KHz) and Fast  $I^2C$  (up to 400KHz).

# **SDA/SCL Line Control**

Transmitter mode: the interface holds the clock line low before transmission to wait for the microcontroller to write the byte in the Data Register.

Receiver mode: the interface holds the clock line low after reception to wait for the microcontroller to read the byte in the Data Register. The SCL frequency ( $\rm F_{scl})$  is controlled by a programmable clock divider which depends on the  $\rm I^2C$  bus mode.


When the  $I^2C$  cell is enabled, the SDA and SCL ports must be configured as floating inputs. In this case, the value of the external pull-up resistor used depends on the application.

When the I<sup>2</sup>C cell is disabled, the SDA and SCL ports revert to being standard I/O port pins.

DATA REGISTER (DR)

roductle





# **11.6.4 Functional Description**

Refer to the CR, SR1 and SR2 registers in Section 11.6.7. for the bit definitions.

By default the I<sup>2</sup>C interface operates in Slave mode (M/SL bit is cleared) except when it initiates a transmit or receive sequence.

First the interface frequency must be configured using the FRi bits in the OAR2 register.

# 11.6.4.1 Slave Mode

As soon as a start condition is detected, the address is received from the SDA line and sent to the shift register; then it is compared with the address of the interface or the General Call address (if selected by software).

**Note:** In 10-bit addressing mode, the comparison includes the header sequence (11110xx0) and the two most significant bits of the address.

**Header matched** (10-bit mode only): the interface generates an acknowledge pulse if the ACK bit is set.

Address not matched: the interface ignores it and waits for another Start condition.

Address matched: the interface generates in sequence:

- Acknowledge pulse if the ACK bit is set.
- EVF and ADSL bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register, **holding the SCL line low** (see Figure 59 Transfer sequencing EV1).

Next, in 7-bit mode read the DR register to determine from the least significant bit (Data Direction Bit) if the slave must enter Receiver or Transmitter mode.

In 10-bit mode, after receiving the address sequence the slave is always in receive mode. It will enter transmit mode on receiving a repeated Start condition followed by the header sequence with matching address bits and the least significant bit set (11110xx1).

# **Slave Receiver**

Following the address reception and after SR1 register has been read, the slave receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- Acknowledge pulse if the ACK bit is set
- EVF and BTF bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see Figure 59 Transfer sequencing EV2).

# **Slave Transmitter**

Following the address reception and after SR1 register has been read, the slave sends bytes from the DR register to the SDA line via the internal shift register.

The slave waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see Figure 59 Transfer sequencing EV3).

When the acknowledge pulse is received:

 The EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

# Closing slave communication

After the last data byte is transferred a Stop Condition is generated by the master. The interface detects this condition and sets:

EVF and STOPF bits with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR2 register (see Figure 59 Transfer sequencing EV4). Error Cases

 BERR: Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and the BERR bits are set with an interrupt if the ITE bit is set.

If it is a Stop then the interface discards the data, released the lines and waits for another Start condition.

If it is a Start then the interface discards the data and waits for the next slave address on the bus.

 AF: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set with an interrupt if the ITE bit is set.

The AF bit is cleared by reading the I2CSR2 register. However, if read before the completion of the transmission, the AF flag will be set again, thus possibly generating a new interrupt. Software must ensure either that the SCL line is back at 0 before reading the SR2 register, or be able to correctly handle a second interrupt during the 9th pulse of a transmitted byte.

**Note**: In case of errors, SCL line is not held low; however, the SDA line can remain low if the last bits transmitted are all 0. While AF=1, the SCL line may be held low due to SB or BTF flags that are set at the same time. It is then necessary to release both lines by software.

105/172

#### How to release the SDA / SCL lines

Set and subsequently clear the STOP bit while BTF is set. The SDA/SCL lines are released after the transfer of the current byte.

# **SMBus Compatibility**

ST7 I<sup>2</sup>C is compatible with SMBus V1.1 protocol. It supports all SMBus adressing modes, SMBus bus protocols and CRC-8 packet error checking. Refer to AN1713: SMBus Slave Driver For ST7 I<sup>2</sup>C Peripheral.

# 11.6.4.2 Master Mode

To switch from default Slave mode to Master mode a Start condition generation is needed.

# Start condition

Setting the START bit while the BUSY bit is cleared causes the interface to switch to Master mode (M/SL bit set) and generates a Start condition.

Once the Start condition is sent:

 The EVF and SB bits are set by hardware with an interrupt if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register with the Slave address, **holding the SCL line low** (see Figure 59 Transfer sequencing EV5).

# Slave address transmission

Then the slave address is sent to the SDA line via the internal shift register.

In 7-bit addressing mode, one address byte is sent.

In 10-bit addressing mode, sending the first byte including the header sequence causes the following event:

 The EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see Figure 59 Transfer sequencing EV9). Then the second address byte is sent by the interface.

After completion of this transfer (and acknowledge from the slave if the ACK bit is set):

 The EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the CR register (for example set PE bit), **holding the SCL line low** (see Figure 59 Transfer sequencing EV6).

Next the master must enter Receiver or Transmitter mode.

**Note:** In 10-bit addressing mode, to switch the master to Receiver mode, software must generate a repeated Start condition and resend the header sequence with the least significant bit set (11110xx1).

# **Master Receiver**

Following the address transmission and after SR1 and CR registers have been accessed, the master receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- Acknowledge pulse if the ACK bit is set
- EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see Figure 59 Transfer sequencing EV7).

To close the communication: before reading the last byte from the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

**Note:** In order to generate the non-acknowledge pulse after the last received data byte, the ACK bit must be cleared just before reading the second last data byte.

# Master Transmitter

Following the address transmission and after SR1 register has been read, the master sends bytes from the DR register to the SDA line via the internal shift register.

The master waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see Figure 59 Transfer sequencing EV8).

When the acknowledge bit is received, the interface sets:

 EVF and BTF bits with an interrupt if the ITE bit is set.

To close the communication: after writing the last byte to the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

# **Error Cases**

 BERR: Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and BERR bits are set by hardware with an interrupt if ITE is set.

Note that BERR will not be set if an error is detected during the first or second pulse of each 9bit transaction:

#### Single Master Mode

If a Start or Stop is issued during the first or second pulse of a 9-bit transaction, the BERR flag will not be set and transfer will continue however the BUSY flag will be reset. To work around this, slave devices should issue a NACK when they receive a misplaced Start or Stop. The reception of a NACK or BUSY by the master in the middle of communication gives the possibility to reinitiate transmission.

Multimaster Mode

Normally the BERR bit would be set whenever unauthorized transmission takes place while transfer is already in progress. However, an issue will arise if an external master generates an unauthorized Start or Stop while the I<sup>2</sup>C master is on the first or second pulse of a 9-bit transaction. It is possible to work around this by polling the BUSY bit during I<sup>2</sup>C master mode transmission. The resetting of the BUSY bit can then be handled in a similar manner as the BERR flag being set.

AF: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set by hardware with an interrupt if the ITE bit is set. To resume, set the Start or Stop bit.

The AF bit is cleared by reading the I2CSR2 register. However, if read before the completion of the transmission, the AF flag will be set again, thus possibly generating a new interrupt. Software must ensure either that the SCL line is back at 0 before reading the SR2 register, or be able to correctly handle a second interrupt during the 9th pulse of a transmitted byte.

 - ARLO: Detection of an arbitration lost condition. In this case the ARLO bit is set by hardware (with an interrupt if the ITE bit is set and the interface goes automatically back to slave mode (the M/SL bit is cleared).

**Note**: In all these cases, the SCL line is not held low; however, the SDA line can remain low due to possible «0» bits transmitted last. It is then necessary to release both lines by software.

#### Figure 59. Transfer Sequencing 7-bit Slave receiver: S Address А Data1 Data2 DataN А А А EV1 EV2 EV4 EV2 EV2 7-bit Slave transmitter: Address А Data1 A Data2 А DataN NA S P EV1 EV3 EV3 EV3 EV3-1 EV4 7-bit Master receiver: S Address А Data1 Data2 DataN NA А А EV5 EV6 EV7 EV7 EV7 7-bit Master transmitter: S Address А Data1 A Data2 A DataN А Ρ EV5 EV6 EV8 EV8 EV8 EV8 10-bit Slave receiver: Address А DataN P S Header А А Data1 A EV1 EV4 EV2 EV2 10-bit Slave transmitter: S, A Data1 A Ρ Header DataN A EV1 EV3 EV3 EV3-1 EV4 10-bit Master transmitter S Ρ Header А Address A Data1 А DataN А EV9 EV5 EV6 EV8 EV8 EV8 10-bit Master receiver: Header A DataN Р Sr А Data1 А EV5 EV6 EV7 EV7

**Legend:** S=Start, S<sub>r</sub> = Repeated Start, P=Stop, A=Acknowledge, NA=Non-acknowledge, EVx=Event (with interrupt if ITE=1)

EV1: EVF=1, ADSL=1, cleared by reading SR1 register.

EV2: EVF=1, BTF=1, cleared by reading SR1 register followed by reading DR register.

EV3: EVF=1, BTF=1, cleared by reading SR1 register followed by writing DR register.

**EV3-1:** EVF=1, AF=1, BTF=1; AF is cleared by reading SR1 register. BTF is cleared by releasing the lines (STOP=1, STOP=0) or by writing DR register (DR=FFh). **Note:** If lines are released by STOP=1, STOP=0, the subsequent EV4 is not seen.

EV4: EVF=1, STOPF=1, cleared by reading SR2 register.

EV5: EVF=1, SB=1, cleared by reading SR1 register followed by writing DR register.

EV6: EVF=1, cleared by reading SR1 register followed by writing CR register (for example PE=1).

<u>ل</u>حک

EV7: EVF=1, BTF=1, cleared by reading SR1 register followed by reading DR register.

EV8: EVF=1, BTF=1, cleared by reading SR1 register followed by writing DR register.

EV9: EVF=1, ADD10=1, cleared by reading SR1 register followed by writing DR register.


# 11.6.5 Low Power Modes

Mode	Description
WAIT	No effect on I <sup>2</sup> C interface. I <sup>2</sup> C interrupts cause the device to exit from WAIT mode.
HALT	I <sup>2</sup> C registers are frozen. In HALT mode, the I <sup>2</sup> C interface is inactive and does not acknowledge data on the bus. The I <sup>2</sup> C interface resumes operation when the MCU is woken up by an interrupt with "exit from HALT mode" capability.

# 11.6.6 Interrupts

5/

# Figure 60. Event Flags and Interrupt Generation



\* EVF can also be set by EV6 or an error from the SR2 register.

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Halt
10-bit Address Sent Event (Master mode)	ADD10		Yes	No
End of Byte Transfer Event	BTF		Yes	No
Address Matched Event (Slave mode) Start Bit Generation Event (Master mode)		ITE	Yes	No
			Yes	No
Acknowledge Failure Event	Failure Event AF		Yes	No
Stop Detection Event (Slave mode)	STOPF		Yes	No
Arbitration Lost Event (Multimaster configuration)	ARLO	Ī	Yes	No
Bus Error Event	BERR		Yes	No

Note: The I<sup>2</sup>C interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the I-bit in the CC register is reset (RIM instruction).

I<sup>2</sup>C BUS INTERFACE (Cont'd)

## 11.6.7 Register Description

#### I<sup>2</sup>C CONTROL REGISTER (CR) Read / Write

Reset Value: 0000 0000 (00h)

7							0
0	0	PE	ENGC	START	ACK	STOP	ITE

Bit 7:6 = Reserved. Forced to 0 by hardware.

#### Bit 5 = **PE** Peripheral enable.

This bit is set and cleared by software.

0: Peripheral disabled

1: Master/Slave capability

Notes:

- When PE=0, all the bits of the CR register and the SR register except the Stop bit are reset. All outputs are released while PE=0
- When PE=1, the corresponding I/O pins are selected by hardware as alternate functions.
- To enable the I<sup>2</sup>C interface, write the CR register TWICE with PE=1 as the first write only activates the interface (only PE is set).

#### Bit 4 = ENGC Enable General Call.

This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0). The 00h General Call address is acknowledged (01h ignored).

- 0: General Call disabled
- 1: General Call enabled

**Note:** In accordance with the I2C standard, when GCAL addressing is enabled, an I2C slave can only receive data. It will not transmit data to the master.

Bit 3 = **START** Generation of a Start condition. This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0) or when the Start condition is sent (with interrupt generation if ITE=1).

#### In master mode:

- 0: No start generation
- 1: Repeated start generation

- In slave mode:
  - 0: No start generation
  - 1: Start generation when the bus is free

#### Bit 2 = **ACK** Acknowledge enable.

This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0).

- 0: No acknowledge returned
- 1: Acknowledge returned after an address byte or a data byte is received

#### Bit 1 = STOP Generation of a Stop condition.

This bit is set and cleared by software. It is also cleared by hardware in master mode. Note: This bit is not cleared when the interface is disabled (PE=0).

- In master mode:
  - 0: No stop generation

1: Stop generation after the current byte transfer or after the current Start condition is sent. The STOP bit is cleared by hardware when the Stop condition is sent.

- In slave mode:
  - 0: No stop generation

1: Release the SCL and SDA lines after the current byte transfer (BTF=1). In this mode the STOP bit has to be cleared by software.

#### Bit 0 = ITE Interrupt enable.

This bit is set and cleared by software and cleared by hardware when the interface is disabled (PE=0).

- 0: Interrupts disabled
- 1: Interrupts enabled

Refer to Figure 60 for the relationship between the events and the interrupt.

SCL is held low when the ADD10, SB, BTF or ADSL flags or an EV6 event (See Figure 59) is detected.



#### I<sup>2</sup>C BUS INTERFACE (Cont'd) I<sup>2</sup>C STATUS REGISTER 1 (SR1)

Read Only

Reset Value: 0000 0000 (00h)

7							0
EVF	ADD10	TRA	BUSY	BTF	ADSL	M/SL	SB

#### Bit 7 = **EVF** Event flag.

This bit is set by hardware as soon as an event occurs. It is cleared by software reading SR2 register in case of error event or as described in Figure 59. It is also cleared by hardware when the interface is disabled (PE=0).

#### 0: No event

- 1: One of the following events has occurred:
  - BTF=1 (Byte received or transmitted)
  - ADSL=1 (Address matched in Slave mode while ACK=1)
  - SB=1 (Start condition generated in Master mode)
  - AF=1 (No acknowledge received after byte transmission)
  - STOPF=1 (Stop condition detected in Slave mode)
  - ARLO=1 (Arbitration lost in Master mode)
  - BERR=1 (Bus error, misplaced Start or Stop condition detected)
  - ADD10=1 (Master has sent header byte)
  - Address byte successfully transmitted in Master mode.

Bit 6 = **ADD10** *10-bit addressing in Master mode.* This bit is set by hardware when the master has sent the first byte in 10-bit address mode. It is cleared by software reading SR2 register followed by a write in the DR register of the second address byte. It is also cleared by hardware when the peripheral is disabled (PE=0).

0: No ADD10 event occurred.

1: Master has sent first address byte (header)

#### Bit 5 = TRA Transmitter/Receiver.

When BTF is set, TRA=1 if a data byte has been transmitted. It is cleared automatically when BTF is cleared. It is also cleared by hardware after detection of Stop condition (STOPF=1), loss of bus arbitration (ARLO=1) or when the interface is disabled (PE=0).

0: Data byte received (if BTF=1)

#### 1: Data byte transmitted

#### Bit 4 = **BUSY** Bus busy.

This bit is set by hardware on detection of a Start condition and cleared by hardware on detection of a Stop condition. It indicates a communication in progress on the bus. The BUSY flag of the I2CSR1 register is cleared if a Bus Error occurs.

0: No communication on the bus

1: Communication ongoing on the bus

#### Note:

- The BUSY flag is NOT updated when the interface is disabled (PE=0). This can have consequences when operating in Multimaster mode; i.e. a second active I<sup>2</sup>C master commencing a transfer with an unset BUSY bit can cause a conflict resulting in lost data. A software workaround consists of checking that the I<sup>2</sup>C is not busy before enabling the I<sup>2</sup>C Multimaster cell.

#### Bit 3 = BTF Byte transfer finished.

This bit is set by hardware as soon as a byte is correctly received or transmitted with interrupt generation if ITE=1. It is cleared by software reading SR1 register followed by a read or write of DR register. It is also cleared by hardware when the interface is disabled (PE=0).

- Following a byte transmission, this bit is set after reception of the acknowledge clock pulse. In case an address byte is sent, this bit is set only after the EV6 event (See Figure 59). BTF is cleared by reading SR1 register followed by writing the next byte in DR register.
- Following a byte reception, this bit is set after transmission of the acknowledge clock pulse if ACK=1. BTF is cleared by reading SR1 register followed by reading the byte from DR register.

The SCL line is held low while BTF=1.

- 0: Byte transfer not done
- 1: Byte transfer succeeded

Bit 2 = **ADSL** Address matched (Slave mode). This bit is set by hardware as soon as the received slave address matched with the OAR register content or a general call is recognized. An interrupt is generated if ITE=1. It is cleared by software reading SR1 register or by hardware when the interface is disabled (PE=0).

The SCL line is held low while ADSL=1.

- 0: Address mismatched or not received
- 1: Received address matched

#### I<sup>2</sup>C BUS INTERFACE (Cont'd)

#### Bit 1 = M/SL Master/Slave.

This bit is set by hardware as soon as the interface is in Master mode (writing START=1). It is cleared by hardware after detecting a Stop condition on the bus or a loss of arbitration (ARLO=1). It is also cleared when the interface is disabled (PE=0). 0: Slave mode

1: Master mode

#### Bit 0 = SB Start bit (Master mode).

This bit is set by hardware as soon as the Start condition is generated (following a write START=1). An interrupt is generated if ITE=1. It is cleared by software reading SR1 register followed by writing the address byte in DR register. It is also cleared by hardware when the interface is disabled (PE=0).

0: No Start condition

1: Start condition generated

#### I<sup>2</sup>C STATUS REGISTER 2 (SR2)

Read Only

Reset Value: 0000 0000 (00h)

7							0	
0	0	0	AF	STOPF	ARLO	BERR	GCAL	1.0
							X ( '	

Bit 7:5 = Reserved. Forced to 0 by hardware.

#### Bit 4 = **AF** Acknowledge failure.

This bit is set by hardware when no acknowledge is returned. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while AF=1 but by other flags (SB or BTF) that are set at the same time.

0: No acknowledge failure

1: Acknowledge failure

Note:

 When an AF event occurs, the SCL line is not held low; however, the SDA line can remain low if the last bits transmitted are all 0. It is then necessary to release both lines by software.

#### Bit 3 = **STOPF** *Stop detection (Slave mode).*

This bit is set by hardware when a Stop condition is detected on the bus after an acknowledge (if ACK=1). An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0). The SCL line is not held low while STOPF=1.

0: No Stop condition detected

1: Stop condition detected

#### Bit 2 = **ARLO** Arbitration lost.

This bit is set by hardware when the interface loses the arbitration of the bus to another master. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

After an ARLO event the interface switches back automatically to Slave mode (M/SL=0).

The SCL line is not held low while ARLO=1.

0: No arbitration lost detected 1: Arbitration lost detected

Note:

In a Multimaster environment, when the interface is configured in Master Receive mode it does not perform arbitration during the reception of the Acknowledge Bit. Mishandling of the ARLO bit from the I2CSR2 register may occur when a second master simultaneously requests the same data from the same slave and the I<sup>2</sup>C master does not acknowledge the data. The ARLO bit is then left at 0 instead of being set.

#### Bit 1 = BERR Bus error.

This bit is set by hardware when the interface detects a misplaced Start or Stop condition. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while BERR=1.

0: No misplaced Start or Stop condition 1: Misplaced Start or Stop condition Note:

 If a Bus Error occurs, a Stop or a repeated Start condition should be generated by the Master to re-synchronize communication, get the transmission acknowledged and the bus released for further communication

Bit 0 = GCAL General Call (Slave mode).

This bit is set by hardware when a general call address is detected on the bus while ENGC=1. It is cleared by hardware detecting a Stop condition (STOPF=1) or when the interface is disabled (PE=0).

0: No general call address detected on bus 1: general call address detected on bus



#### I<sup>2</sup>C BUS INTERFACE (Cont'd) I<sup>2</sup>C CLOCK CONTROL REGISTER (CCR)

Read / Write Reset Value: 0000 0000 (00h)

7							0
FM/SM	CC6	CC5	CC4	CC3	CC2	CC1	CC0

#### Bit 7 = **FM/SM** Fast/Standard $l^2C$ mode.

This bit is set and cleared by software. It is not cleared when the interface is disabled (PE=0). 0: Standard  $I^2C$  mode

1: Fast I<sup>2</sup>C mode

Bit 6:0 = CC[6:0] 7-bit clock divider.

These bits select the speed of the bus ( $F_{SCL}$ ) depending on the I<sup>2</sup>C mode. They are not cleared when the interface is disabled (PE=0).

Refer to the Electrical Characteristics section for the table of values.

Note: The programmed F<sub>SCL</sub> assumes no load on SCL and SDA lines.

#### I<sup>2</sup>C DATA REGISTER (DR)

#### Read / Write

Reset Value: 0000 0000 (00h)

7							0
D7	D6	D5	D4	D3	D2	D1	D0

Bit 7:0 = D[7:0] 8-bit Data Register.

These bits contain the byte to be received or transmitted on the bus.

- Transmitter mode: Byte transmission start automatically when the software writes in the DR register.
- Receiver mode: the first data byte is received automatically in the DR register using the least significant bit of the address.

Then, the following data bytes are received one by one after reading the DR register.

#### I<sup>2</sup>C BUS INTERFACE (Cont'd) I<sup>2</sup>C OWN ADDRESS REGISTER (OAR1)

Read / Write Reset Value: 0000 0000 (00h)

7							0
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0

#### 7-bit Addressing Mode

Bit 7:1 = **ADD**[7:1] Interface address.

These bits define the  $I^2C$  bus address of the interface. They are not cleared when the interface is disabled (PE=0).

#### Bit 0 = ADD0 Address direction bit.

This bit is don't care, the interface acknowledges either 0 or 1. It is not cleared when the interface is disabled (PE=0).

Note: Address 01h is always ignored.

#### **10-bit Addressing Mode**

Bit 7:0 = **ADD**[7:0] Interface address. These are the least significant bits of the I<sup>2</sup>C bus address of the interface. They are not cleared when the interface is disabled (PE=0).

#### I<sup>2</sup>C OWN ADDRESS REGISTER (OAR2)

#### Read / Write

Reset Value: 0100 0000 (40h)

7							0
FR1	FR0	0	0	0	ADD9	ADD8	0

#### Bit 7:6 = **FR[1:0]** Frequency bits.

These bits are set by software only when the interface is disabled (PE=0). To configure the interface to  $I^2C$  specified delays select the value corresponding to the microcontroller frequency  $F_{CPU}$ .

f <sub>CPU</sub>	FR1	FR0
< 6 MHz	0	0
6 to 8 MHz	0	1

Bit 5:3 = Reserved

#### Bit 2:1 = ADD[9:8] Interface address.

These are the most significant bits of the  $I^2C$  bus address of the interface (10-bit mode only). They are not cleared when the interface is disabled (PE=0).

#### Bit 0 = Reserved.



#### I<sup>2</sup>C BUS INTERFACE (Cont'd)

57

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0028h	I2CCR Reset Value	0	0	PE 0	ENGC 0	START 0	ACK 0	STOP 0	ITE 0
0029h	I2CSR1 Reset Value	EVF 0	ADD10 0	TRA 0	BUSY 0	BTF 0	ADSL 0	M/SL 0	SB 0
002Ah	I2CSR2 Reset Value	0	0	0	AF 0	STOPF 0	ARLO 0	BERR 0	GCAL 0
02Bh	I2CCCR Reset Value	FM/SM 0	CC6 0	CC5 0	CC4 0	CC3 0	CC2 0	CC1 0	CC0 0
02Ch	I2COAR1 Reset Value	ADD7 0	ADD6 0	ADD5 0	ADD4 0	ADD3 0	ADD2 0	ADD1 0	ADD0 0
002Dh	I2COAR2 Reset Value	FR1 0	FR0 1	0	0	0	ADD9 0	ADD8 0	0
002Eh	I2CDR Reset Value	MSB 0	0	0	0	60	0	0	LSB 0
	solet	Pr	odul	tis					

#### 11.7 10-BIT A/D CONVERTER (ADC)

#### 11.7.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has 6 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from 6 different sources.

The result of the conversion is stored in a 10-bit Data Register. The A/D converter is controlled through a Control/Status Register.

#### 11.7.2 Main Features

- 10-bit conversion
- 6 channels with multiplexed input
- Linear successive approximation

#### Figure 61. ADC Block Diagram

- Data register (DR) which contains the results
- Conversion complete status flag
- On/off bit (to reduce consumption)


The block diagram is shown in Figure 61.

#### **11.7.3 Functional Description**

#### 11.7.3.1 Analog Power Supply

 $V_{DDA}$  and  $V_{SSA}$  are the high and low level reference voltage pins. In some devices (refer to device pin out description) they are internally connected to the  $V_{DD}$  and  $V_{SS}$  pins.

Conversion accuracy may therefore be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines.



#### 10-BIT A/D CONVERTER (ADC) (Cont'd)

#### 11.7.3.2 Digital A/D Conversion Result

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.

If the input voltage ( $V_{AIN}$ ) is greater than  $V_{DDA}$  (high-level voltage reference) then the conversion result is FFh in the ADCDRH register and 03h in the ADCDRL register (without overflow indication).

If the input voltage ( $V_{AIN}$ ) is lower than  $V_{SSA}$  (low-level voltage reference) then the conversion result in the ADCDRH and ADCDRL registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRH and AD-CDRL registers. The accuracy of the conversion is described in the Electrical Characteristics Section.

 $R_{AIN}$  is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the alloted time.

#### 11.7.3.3 A/D Conversion

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the «I/O ports» chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the ADCCSR register:

 Select the CH[2:0] bits to assign the analog channel to convert.

#### ADC Conversion mode

In the ADCCSR register:

- Set the SPEED or the SLOW bits
- Set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

- The EOC bit is set by hardware.
- The result is in the ADCDR registers.

A read to the ADCDRH or a write to any bit of the ADCCSR resets the EOC bit.

To read the 10 bits, perform the following steps:

- 1. Poll EOC bit
- Read ADCDRL. This locks the ADCDRH until it is read.
- 3. Read ADCDRH. This clears EOC automatically.

To read only 8 bits, perform the following steps:

- 1. Poll EOC bit
- 2. Read ADCDRH. This clears EOC automatically.

#### 11.7.4 Low Power Modes

**Note:** The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed and between single shot conversions.

Mode	Description
WAIT	No effect on A/D Converter
	A/D Converter disabled.
	After wakeup from Halt mode, the A/D
нагт	Converter requires a stabilization time
	t <sub>STAB</sub> (see Electrical Characteristics)
	before accurate conversions can be
	performed.

#### 11.7.5 Interrupts

None.

#### 10-BIT A/D CONVERTER (ADC) (Cont'd)

#### 11.7.6 Register Description

#### **CONTROL/STATUS REGISTER (ADCCSR)**

Read/Write (Except bit 7 read only)

Reset Value: 0000 0000 (00h)

7							0
EOC	SPEED	ADON	SLOW	0	CH2	CH1	CH0

#### Bit 7 = **EOC** End of Conversion

This bit is set by hardware. It is cleared by software reading the ADCDRH register or writing to any bit of the ADCCSR register.

0: Conversion is not complete

1: Conversion complete

## Bit 6 =**SPEED** *A/D clock selection* This bit is set and cleared by software.

Table 22. A/D Clock Selection (See Note 1)

f <sub>ADC</sub> Frequency	SLOW	SPEED
f <sub>CPU</sub> (See Note 2)	0	1
f /2	1	1
f <sub>CPU</sub> /2	0	0
f <sub>CPU</sub> /4	1	0

<sup>1)</sup>The SPEED and SLOW bits must be updated before setting the ADON bit.

<sup>2)</sup>Use this setting only if  $f_{CPU} \le 4$  MHz

Bit 5 = **ADON** *A/D Converter on* This bit is set and cleared by software. 0: Disable ADC and stop conversion 1: Enable ADC and start conversion

Bit 4 = **SLOW** *A/D Clock Selection* This bit is set and cleared by software. It works together with the SPEED bit. Refer to Table 22.

#### Bit 2:0 = CH[2:0] Channel Selection

These bits are set and cleared by software. They select the analog input to convert.

Channel Pin	CH2	CH1	CH0	
AINO	0	0	0	
AIN1	0	0	1	
AIN2	0	1	0	
AIN3	0	1	1	
AIN4	1	0	0	D
AIN5	1	0	1	ŀ

#### DATA REGISTER (ADCDRH)

Read Only

Reset Value: 0000 0000 (00h)

7		ð, e			0	
D9	D8 D7	D6	D5	D4	D3	D2

Bit 7:0 = D[9:2] MSB of Analog Converted Value

#### DATA REGISTER (ADCDRL)

Read Only

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	D1	D0

Bit 7:2 = Reserved. Forced by hardware to 0.

#### Bit 1:0 = **D**[1:0] *LSB of Analog Converted Value*



#### 10-BIT A/D CONVERTER (ADC) (Cont'd)

57

Table 23. ADC Register	Map and Reset Values
------------------------	----------------------

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
006Fh	ADCDRL Reset Value	0	0	0	0	0	0	D1 0	D0 0
0070h	ADCDRH Reset Value	D9 0	D8 0	D7 0	D6 0	D5 0	D4 0	D3 0	D2 0
0071h	ADCCSR Reset Value	EOC 0	SPEED 0	ADON 0	SLOW 0	0	CH2 0	CH1 0	CH0 0
06	Reset Value	Pre	<i>duc</i>		- OK	sole	steP	,001	

### **12 INSTRUCTION SET**

#### **12.1 CPU ADDRESSING MODES**

The CPU features 17 different addressing modes which can be classified in 7 main groups:

Addressing Mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

The CPU Instruction set is designed to minimize the number of bytes required per instruction: To do

Table 24. CPU Addressing Mode Overview

so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h -00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 Assembler optimizes the use of long and short addressing modes.

	Mode		Syntax	Destination	Pointer Address (Hex.)	Pointer Size (Hex.)	Length (Bytes)
Inherent			nop				+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	ld A,(X)	00FF			+ 0
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC+/-127			+ 1
Relative	Indirect		jrne [\$10]	PC+/-127	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

#### 12.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Inherent Instruction	Function
NOP	No operation
TRAP	S/W Interrupt
WFI	Wait For Interrupt (Low Pow- er Mode)
HALT	Halt Oscillator (Lowest Power Mode)
RET	Sub-routine Return
IRET	Interrupt Sub-routine Return
SIM	Set Interrupt Mask (level 3)
RIM	Reset Interrupt Mask (level 0)
SCF	Set Carry Flag
RCF	Reset Carry Flag
RSP	Reset Stack Pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
MUL	Byte Multiplication
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles

#### 12.1.2 Immediate

5/

Immediate instructions have two bytes, the first byte contains the opcode, the second byte contains the operand value.

Immediate Instruction	Function
LD	Load
CP	Compare
BCP	Bit Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Operations

#### 12.1.3 Direct

In Direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two submodes:

#### **Direct (short)**

The address is a byte, thus requires only one byte after the opcode, but only allows 00 - FF addressing space.

#### Direct (long)

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

#### 12.1.4 Indexed (No Offset, Short, Long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three sub-modes:

#### Indexed (No Offset)

There is no offset, (no extra byte after the opcode), and allows 00 - FF addressing space.

#### Indexed (Short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

#### Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

#### 12.1.5 Indirect (Short, Long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two sub-modes:

#### Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

#### Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

#### 12.1.6 Indirect Indexed (Short, Long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two sub-modes:

#### Indirect Indexed (Short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

#### Indirect Indexed (Long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

# Table25. InstructionsSupportingDirect,Indexed,IndirectandIndirectIndexedAddressingModes

Long and Short Instructions	Function			
LD	Load			
CP	Compare			
AND, OR, XOR	Logical Operations			
ADC, ADD, SUB, SBC	Arithmetic Additions/Sub- stractions operations			
BCP	Bit Compare			
lete				

Short Instructions Only	Function
CLR	Clear
INC, DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 Complement
BSET, BRES	Bit Operations
BTJT, BTJF	Bit Test and Jump Opera- tions
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Opera- tions
SWAP	Swap Nibbles
CALL, JP	Call or Jump subroutine

#### 12.1.7 Relative mode (Direct, Indirect)

This addressing mode is used to modify the PC register value, by adding an 8-bit signed offset to it.

Available Relative Direct/Indirect Instructions	Function	
JRxx	Conditional Jump	
CALLR	Call Relative	

The relative addressing mode consists of two submodes:

#### **Relative (Direct)**

The offset is following the opcode.

#### Relative (Indirect)

The offset is defined in memory, which address follows the opcode.

#### **12.2 INSTRUCTION GROUPS**

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may

be subdivided into 13 main groups as illustrated in the following table:

LD	CLR						
PUSH	POP	RSP					
INC	DEC						
СР	TNZ	BCP					
AND	OR	XOR	CPL	NEG			×(°
BSET	BRES						$C_{\mathcal{F}}$
BTJT	BTJF					3	
ADC	ADD	SUB	SBC	MUL	5		
SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
JRxx				C'			
TRAP	WFI	HALT	IRET				
SIM	RIM	SCF	RCF				
	PUSH INC CP AND BSET BTJT ADC SLL JRA JRA JRXX TRAP	PUSHPOPINCDECCPTNZANDORBSETBRESBTJTBTJFADCADDSLLSRLJRAJRTJRXXTRAP	PUSHPOPRSPINCDECCPTNZBCPANDORXORBSETBRESBTJTBTJFADCADDSUBSLLSRLSRAJRAJRTJRFJRAPWFIHALT	PUSHPOPRSPINCDECINCCPTNZBCPANDORXORCPLBSETBRESIBTJTBTJFIADCADDSUBSBCSLLSRLSRARLCJRAJRTJRFJPTRAPWFIHALTIRET	PUSHPOPRSPIINCDECIIINCDECIICPTNZBCPIANDORXORCPLNEGBSETBRESIIBTJTBTJFIIADCADDSUBSBCMULSLLSRLSRARLCRRCJRAJRTJRFJPCALLTRAPWFIHALTIRETI	PUSHPOPRSPImage: Constraint of the state	PUSHPOPRSPImage: Constraint of the state

#### Using a pre-byte

The instructions are described with one to four opcodes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

PC-2 End of previous instruction

PC-1 Prebyte

PC opcode

PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are: PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.

PIX 92 Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.

#### 12.2.1 Illegal Opcode Reset

In order to provide enhanced robustness to the device against unexpected behaviour, a system of illegal opcode detection is implemented. If a code to be executed does not correspond to any opcode or prebyte value, a reset is generated. This, combined with the Watchdog, allows the detection and recovery from an unexpected fault or interference.

**Note:** A valid prebyte associated with a valid opcode forming an unauthorized combination does not generate a reset.

Mnemo	Description	Function/Example	Dst	Src	[ [	11	Н	10	Ν	Z	С
ADC	Add with Carry	A=A+M+C	А	М			Н		Ν	Z	С
ADD	Addition	A = A + M	А	М			Н		Ν	Z	С
AND	Logical And	A = A . M	А	М					Ν	Z	
BCP	Bit compare A, Memory	tst (A . M)	А	М					Ν	Z	
BRES	Bit Reset	bres Byte, #3	М								
BSET	Bit Set	bset Byte, #3	М								
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М								С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М							. C	С
CALL	Call subroutine								21	2	
CALLR	Call subroutine relative								0		
CLR	Clear		reg, M				0	2	0	1	
СР	Arithmetic Compare	tst(Reg - M)	reg	М		0			Ν	Ζ	С
CPL	One Complement	A = FFH-A	reg, M		0		7		Ν	Z	1
DEC	Decrement	dec Y	reg, M	$\sim 0$					Ν	Z	
HALT	Halt			3		1		0			
IRET	Interrupt routine return	Pop CC, A, X, PC	$\mathbf{O}$			11	Н	10	Ν	Z	С
INC	Increment	inc X	reg, M						Ν	Z	
JP	Absolute Jump	jp [TBL.w]									
JRA	Jump relative always	, CIV									
JRT	Jump relative	200									
JRF	Never jump	jrf *									
JRIH	Jump if ext. INT pin = 1	(ext. INT pin high)									
JRIL	Jump if ext. INT pin = 0	(ext. INT pin low)									
JRH	Jump if $H = 1$	H = 1 ?									
JRNH	Jump if H = 0	H = 0 ?									
JRM	Jump if I1:0 = 11	l1:0 = 11 ?									
JRNM	Jump if I1:0 <> 11	11:0 <> 11 ?									
JRMI	Jump if N = 1 (minus)	N = 1 ?									
JRPL	Jump if N = 0 (plus)	N = 0 ?									
JREQ	Jump if Z = 1 (equal)	Z = 1 ?									
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?									
JRC	Jump if C = 1	C = 1 ?									
JRNC	Jump if C = 0	C = 0 ?									
JRULT	Jump if C = 1	Unsigned <									
JRUGE	Jump if C = 0	Jmp if unsigned >=									
JRUGT	Jump if $(C + Z = 0)$	Unsigned >									



Mnemo	Description	Function/Example	Dst	Src		11	H	10	Ν	Ζ	С
JRULE	Jump if $(C + Z = 1)$	Unsigned <=									
LD	Load	dst <= src	reg, M	M, reg					Ν	Ζ	
MUL Multiply X,A = X * A		A, X, Y	X, Y, A			0				0	
NEG	Negate (2's compl)	neg \$10	reg, M						Ν	Ζ	С
NOP	No Operation										
OR	OR operation	A = A + M	А	М					Ν	Ζ	
	Dan from the Stock	pop reg	reg	М							10
POP	Pop from the Stack	pop CC	CC	М		11	Н	10	Ν	Z	С
PUSH	Push onto the Stack	push Y	М	reg, CC					21	7	
RCF	Reset carry flag	C = 0						Ś	C.		0
RET	Subroutine Return						0				
RIM	Enable Interrupts	11:0 = 10 (level 0)				D		0			
RLC	Rotate left true C	C <= A <= C	reg, M		0		7		Ν	Ζ	С
RRC	Rotate right true C	C => A => C	reg, M	$\sim 0'$					Ν	Ζ	С
RSP	Reset Stack Pointer	S = Max allowed		3							
SBC	Substract with Carry	A = A - M - C	A	М					Ν	Ζ	С
SCF	Set carry flag	C = 1	-								1
SIM	Disable Interrupts	l1:0 = 11 (level 3)				1		1			
SLA	Shift left Arithmetic	C <= A <= 0	reg, M						Ν	Ζ	С
SLL	Shift left Logic	C <= A <= 0	reg, M						Ν	Ζ	С
SRL	Shift right Logic	0 => A => C	reg, M						0	Ζ	С
SRA	Shift right Arithmetic	A7 => A => C	reg, M						Ν	Ζ	С
SUB	Substraction	A = A - M	А	М					Ν	Z	С
SWAP	SWAP nibbles	A7-A4 <=> A3-A0	reg, M						Ν	Z	
TNZ	Test for Neg & Zero	tnz lbl1							Ν	Z	
TRAP	S/W trap	S/W interrupt				1		1			
WFI	Wait for Interrupt					1		0			
XOR	Exclusive OR	A = A XOR M	А	М					Ν	Ζ	

57

#### **13 ELECTRICAL CHARACTERISTICS**

#### **13.1 PARAMETER CONDITIONS**

Unless otherwise specified, all voltages are referred to  $\ensuremath{\mathsf{V}_{SS}}\xspace.$ 

#### 13.1.1 Minimum and Maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A=25^{\circ}C$  and  $T_A=T_Amax$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

#### 13.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A=25^{\circ}$ C,  $V_{DD}=5V$  (for the  $3V \le V_{DD} \le 5.5V$  voltage range) and  $V_{DD}=2.7V$  (for the  $2.7V \le V_{DD} \le 3V$  voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$ ).


#### 13.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 13.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 62.


#### Figure 62. Pin loading conditions



#### 13.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 63.

#### Figure 63. Pin input voltage



#### **13.2 ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these condi-

#### 13.2.1 Voltage Characteristics

tions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Maximum value	Unit		
V <sub>DD</sub> - V <sub>SS</sub>	Supply voltage	6.5	V		
V <sub>IN</sub>	Input voltage on any pin <sup>1) &amp; 2)</sup>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	v		
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (Human Body Model)	and Section 12.7.2 on page 142			
V <sub>ESD(MM)</sub>	Electrostatic discharge voltage (Machine Model)	- see Section 13.7.3 on page 142			
3.2.2 Current Characteristics					
Cumhal	Detinge		1 Junit		

#### 13.2.2 Current Characteristics

Symbol	Ratings	Maximum value	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> power lines (source) <sup>3)</sup>	100	mA
I <sub>VSS</sub>	Total current out of V <sub>SS</sub> ground lines (sink) <sup>3)</sup>	150	
	Output current sunk by any standard I/O and control pin	25	
I <sub>IO</sub>	Output current sunk by any high sink I/O pin	50	
	Output current source by any I/Os and control pin	- 25	
	Injected current on Flash device pins PB0 and PB1	+ 5	
ı 2) & 4)	Injected current on RESET pin	± 5	
I <sub>INJ(PIN)</sub> <sup>2) &amp; 4)</sup>	Injected current on OSC1 and OSC2 pins	± 5	
	Injected current on any other pin 5) & 6)	± 5	
$\Sigma I_{\rm INJ(PIN)}^{2)}$	Total injected current (sum of all I/O and control pins) 5)	± 20	

#### **13.2.3 Thermal Characteristics**

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
TJ	Maximum junction temperature (see Section Figure 104. Package" on page 160)	Low Profile Fine Pitch Ba	II Grid Array

#### Notes:

1. Directly connecting the I/O pins to V<sub>DD</sub> or V<sub>SS</sub> could damage the device if an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical:  $10k\Omega$  for I/Os). Unused I/O pins must be tied in the same way to V<sub>DD</sub> or V<sub>SS</sub> according to their reset configuration. For reset pin, please refer to Figure 91 and Figure 92.

2.  $I_{INJ(PIN)}$  must never be exceeded. This is implicitly insured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ . For true open-drain pads, there is no positive injection current, and the corresponding  $V_{IN}$  maximum must always be respected.

3. All power (V<sub>DD</sub>) and ground (V<sub>SS</sub>) lines must always be connected to the external supply.

4. Negative injection disturbs the analog performance of the device. See note in "10-BIT ADC CHARACTERISTICS" on page 157. For best reliability, it is recommended to avoid negative injection of more than 1.6mA.

5. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterisation with  $\Sigma I_{IN,I/PIN}$  maximum current injection on four I/O port pins of the device.

6. True open drain I/O port pins do not accept positive injection.


#### **13.3 OPERATING CONDITIONS**

#### **13.3.1 General Operating Conditions**

 $T_A = -40$  to  $+85^{\circ}C$  unless otherwise specified.

Symbol	Parameter Conditions		Min	Max	Unit	
V	Supply voltage	f <sub>OSC</sub> = 8 MHz. max.	2.7	5.5	V	
V <sub>DD</sub>		f <sub>OSC</sub> = 16 MHz. max.	3.3	5.5	v	
f	External clock frequency on OSC1	V <sub>DD</sub> ≥3.3V	up to 16		MHz	
tOSC	pin	V <sub>DD</sub> ≥2.7V	up	IVIT12		





#### **OPERATING CONDITIONS** (Cont'd)

#### 13.3.2 Operating Conditions with Low Voltage Detector (LVD)

 $T_A = -40$  to  $+85^{\circ}C$  unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IT+(LVD)</sub>	Reset release threshold (V <sub>DD</sub> rise)	High Threshold Med. Threshold Low Threshold	4.0 <sup>1)</sup> 3.55 <sup>1)</sup> 2.95 <sup>1)</sup>	4.2 3.75 3.15	4.5 4.0 3.35	v
V <sub>IT-(LVD)</sub>	Reset generation threshold (V <sub>DD</sub> fall)	High Threshold Med. Threshold Low Threshold	3.75 3.3 2.75	4.0 3.55 3.0	4.25 <sup>1)</sup> 3.75 <sup>1)</sup> 3.15 <sup>1)</sup>	v
V <sub>hys(LVD)</sub>	LVD voltage threshold hysteresis	V <sub>IT+(LVD)</sub> -V <sub>IT-(LVD)</sub>		200		mV
\/+	$V_{DD}$ rise time rate <sup>1)2)3)</sup>	Flash	20µs/V		20ms/V	11
Vt <sub>POR</sub>	V <sub>DD</sub> lise time rate 7,77	ROM	20µs/V		$\infty$	
t <sub>g(VDD)</sub>	Filtered glitch delay on V <sub>DD</sub> <sup>1)</sup>	Not detected by the LVD			40	ns


#### Notes:

1. Data based on characterization results, not tested in production.

2. When Vt<sub>POR</sub> is faster than 100  $\mu$ s/V, the Reset signal is released after a delay of max. 42 $\mu$ s after V<sub>DD</sub> crosses the V<sub>IT+(LVD)</sub> threshold.

3. Use of LVD with capacitive power supply: with this type of power supply, if power cuts occur in the application, it is recommended to pull  $V_{DD}$  down to 0V to ensure optimum restart conditions. Refer to circuit example in Figure 91 on page 151 and note 6.

#### Figure 65. LVD Startup Behaviour



**Note:** When the LVD is enabled, the MCU reaches its authorized operating voltage from a reset state. However, in some devices, the reset signal may be undefined until  $V_{DD}$  is approximately 2V. As a consequence, the I/Os may toggle when  $V_{DD}$  is below this voltage.

Because Flash write access is impossible below this voltage, the Flash memory contents will not be corrupted.

#### **OPERATING CONDITIONS** (Cont'd)

#### 13.3.3 Auxiliary Voltage Detector (AVD) Thresholds

 $T_A = -40$  to  $+85^{\circ}C$  unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	1⇒0 AVDF flag toggle threshold	VD level = Low in option byte	4.4 <sup>1)</sup>	4.6	4.9	
V <sub>IT+(AVD)</sub>	(V <sub>DD</sub> rise)	VD level = Med. in option byte	$3.9^{1}$	4.2	4.4	
		VD level = High in option byte	3.4 <sup>1)</sup>	3.6	3.8	V
.,	0⇒1 AVDF flag toggle threshold	VD level = Low in option byte	4.15	4.4	4.65 <sup>1)</sup>	
V <sub>IT-(AVD)</sub>	(V <sub>DD</sub> fall)	VD level = Med. in option byte	3.75	3.95	4.2 <sup>1)</sup> 3.6 <sup>1)</sup>	
V	AVD voltage threshold hysteresis	VD level = High in option byte	3.1	3.4	3.0 /	
V <sub>hys(AVD)</sub>	AVD voltage infestion hysteresis	V <sub>IT+(AVD)</sub> -V <sub>IT-(AVD)</sub>		250		m\/
$\Delta V_{\text{IT-}}$	Voltage drop between AVD flag set and LVD reset activated	V <sub>IT-(AVD)</sub> -V <sub>IT-(LVD)</sub>		450		mV
. Data bas	ed on characterization results, not tes	ted in production.			7	
					0	
				0		
			. 0			
		A	XK	)		
			6			
		60				
		-103				
		$() \lor$				
		.(5)				
		-11-				
	414	0				
	10					
	alete '					
	colete '					
	solete					
0	solete					
0,0	solete					
0,0	solete					
0,0	Voltage drop between AVD flag set and LVD reset activated ed on characterization results, not tes					



#### **13.4 SUPPLY CURRENT CHARACTERISTICS**

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for HALT mode for which the clock is stopped).

Symbol	Parameter	Conditions	Max	Unit
$\Delta I_{DD(\Delta Ta)}$	Supply current variation vs. temperature	Constant $V_{DD}$ and $f_{CPU}$	10	%

#### 13.4.1 RUN, SLOW, WAIT and SLOW WAIT Modes

 $T_A = -40$  to  $+85^{\circ}C$  unless otherwise specified

Symbol	Parameter	Conditions	FLASH		ROM		Unit	
Symbol	Parameter	Conditions	Тур	Max	Тур	Max	Unit	0
I <sub>DD</sub>	Supply current in RUN mode <sup>2)</sup> (see Figure 66)	V <sub>DD</sub> =5.5V,f <sub>OSC</sub> =16MHz, f <sub>CPU</sub> =8MHz V <sub>DD</sub> =2.7V, f <sub>OSC</sub> =8MHz, f <sub>CPU</sub> =4MHz	7.2 3.5	11 <sup>1)</sup> 5.25 <sup>4)</sup>	5.0 1.2	TBD	5	le -
	Supply current in SLOW mode <sup>3)</sup> (see Figure 67)	V <sub>DD</sub> =5.5V, f <sub>OSC</sub> =16MHz, f <sub>CPU</sub> =500kHz V <sub>DD</sub> =2.7V, f <sub>OSC</sub> =8MHz, f <sub>CPU</sub> =250kHz	0.7 0.38	1.2 <sup>1)</sup> 0.6 <sup>4)</sup>	0.5 0.13	TBD	mA	
	Supply current in WAIT mode <sup>2)</sup> (see Figure 68)	V <sub>DD</sub> =5.5V,f <sub>OSC</sub> =16MHz, f <sub>CPU</sub> =8MHz V <sub>DD</sub> =2.7V, f <sub>OSC</sub> =8MHz, f <sub>CPU</sub> =4MHz	3.6 1.8	5.55 <sup>1)</sup> 3 <sup>4)</sup>	2.3 0.5	TBD	mA	
	Supply current in SLOW WAIT mode <sup>3)</sup> (see Figure 69)	V <sub>DD</sub> =5.5V, f <sub>OSC</sub> =16MHz, f <sub>CPU</sub> =500kHz V <sub>DD</sub> =2.7V, f <sub>OSC</sub> =8MHz, f <sub>CPU</sub> =250kHz	0.45 0.25	1 <sup>1)</sup> 0.5 <sup>4)</sup>	0.33 0.08	TBD		

#### Notes:

57/

1. Data based on characterization results, tested in production at V<sub>DD</sub> max. and f<sub>CPU</sub> max.


2. Program executed from RAM, CPU running with memory access, all I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load), all peripherals in reset state; clock input (OSC1) driven by external square wave, LVD disabled.

3. All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load), all peripherals in reset state; clock input (OSC1) driven by external square wave, LVD disabled.


4. Data based on characterization results, not tested in production.

#### SUPPLY CURRENT CHARACTERISTICS (Cont'd)


#### Figure 66. Typical I<sub>DD</sub> in RUN at $T_A=25^{\circ}C$




#### Figure 67. Typical I<sub>DD</sub> in SLOW at $T_A=25^{\circ}C$



#### Figure 68. Typical I<sub>DD</sub> in WAIT at T<sub>A</sub>=25°C







#### SUPPLY CURRENT CHARACTERISTICS (Cont'd) 13.4.2 HALT and ACTIVE-HALT Modes

Symbol	Parameter	C	Conditions	Тур	Max	Unit
	Supply current in HALT mode <sup>1)</sup>	V <sub>DD</sub> =5.5V	-40°C≤T <sub>A</sub> ≤+85°C	<1	10	
	Supply current in that I mode	V <sub>DD</sub> =2.7V	-40°C≤T <sub>A</sub> ≤+85°C	<1	6	
I <sub>DD</sub>	Supply current in ACTIVE-HALT mode <sup>2)</sup>			500	No max. guaran- teed	μA

#### 13.4.3 Supply and Clock Managers

Josolete

The previous current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for HALT mode).

Parameter	Conditions	Тур	Max	Unit
Supply current of internal RC oscillator		900	20	
Supply current of resonator oscillator <sup>3) &amp; 4)</sup>	te	13.5.3	on page	μA
PLL supply current	V <sub>DD</sub> =5V	100		
LVD supply current	HALT mode	100		
	Supply current of internal RC oscillator Supply current of resonator oscillator <sup>3) &amp; 4)</sup> PLL supply current	Supply current of internal RC oscillator       Supply current of resonator oscillator <sup>3) &amp; 4)</sup> PLL supply current       V <sub>DD</sub> =5V	Supply current of internal RC oscillator     900       Supply current of resonator oscillator <sup>3) &amp; 4</sup> see S       PLL supply current     V <sub>DD</sub> =5V	Supply current of internal RC oscillator     900       Supply current of resonator oscillator <sup>3) &amp; 4)</sup> see Section       PLL supply current     V <sub>DD</sub> =5V

#### Notes:

1. All I/O pins in output mode with a static value at  $V_{SS}$  (no load), LVD disabled. Data based on characterization results, tested in production at  $V_{DD}$  max. and  $f_{CPU}$  max.

2. Data based on characterisation results, not tested in production. All I/O pins in output mode with a static value at  $V_{SS}$  (no load); clock input (OSC1) driven by external square wave, LVD disabled. To obtain the total current consumption of the device, add the clock source consumption (Section 13.5.3 and Section 13.5.4).

3. Data based on characterization results done with the external components specified in Section 13.5.3 and Section 13.5.4, not tested in production.

4. As the oscillator is based on a current source, the consumption does not depend on the voltage.

#### SUPPLY CURRENT CHARACTERISTICS (Cont'd)

#### 13.4.4 On-chip peripherals

Symbol	Parameter	Co	nditions	Тур	Unit
1	16-bit Timer supply current <sup>1)</sup>	f <sub>CPU</sub> =4MHz	V <sub>DD</sub> =3.0V	200	
IDD(TIM)		f <sub>CPU</sub> =8MHz	V <sub>DD</sub> =5.0V	300	
1	SPI supply current <sup>2)</sup>	f <sub>CPU</sub> =4MHz	V <sub>DD</sub> =3.0V	200	
I <sub>DD(SPI)</sub>		f <sub>CPU</sub> =8MHz	V <sub>DD</sub> =5.0V	250	
1	SCI supply current <sup>3)</sup>	f <sub>CPU</sub> =4MHz	V <sub>DD</sub> =3.0V	350	
IDD(SCI)		f <sub>CPU</sub> =8MHz	V <sub>DD</sub> =5.0V	650	μA
1	I2C supply current <sup>4)</sup>	f <sub>CPU</sub> =4MHz	V <sub>DD</sub> =3.0V	350	
I <sub>DD(I2C)</sub>		f <sub>CPU</sub> =8MHz	V <sub>DD</sub> =5.0V	500	
1	ADC supply current when converting <sup>5)</sup>	f _4MUz	V <sub>DD</sub> =3.0V	500	C//
DD(ADC)	ADC supply current when converting	f <sub>ADC</sub> =4MHz	V <sub>DD</sub> =5.0V	600	

#### Notes:

1. Data based on a differential I<sub>DD</sub> measurement between reset configuration (timer counter running at f<sub>CPU</sub>/2) and timer counter stopped (only TIMD bit set). Data valid for one timer.

2. Data based on a differential I<sub>DD</sub> measurement between reset configuration (SPI disabled) and a permanent SPI master communication at maximum speed (data sent equal to FFh). This measurement includes the pad toggling consumption.

3. Data based on a differential I<sub>DD</sub> measurement between SCI running at maximum speed configuration (500 kbaud, continuous transmission of AA +RE enabled and SCI off. This measurement includes the pad toggling consumption.

4. Data based on a differential I<sub>DD</sub> measurement between reset configuration (I2C disabled) and a permanent I2C master communication at 300kHz (data sent equal to AAh). This measurement includes the pad toggling consumption (4.7kOhm external pull-up on clock and data lines).

5. Data based on a differential I<sub>DD</sub> measurement between reset configuration (ADC off) and continuous A/D conversion (f<sub>ADC</sub>=4MHz).



#### **13.5 CLOCK AND TIMING CHARACTERISTICS**

#### Subject to general operating conditions for V<sub>DD</sub>, f<sub>OSC</sub>, and T<sub>A</sub>.


#### 13.5.1 General Timings

Symbol	Parameter	Conditions	Min	<b>Typ</b> <sup>1)</sup>	Max	Unit
+	Instruction availa time		2	3	12	t <sub>CPU</sub>
<sup>L</sup> c(INST)	t <sub>c(INST)</sub> Instruction cycle time	f <sub>CPU</sub> =8MHz	250	375	1500	ns
+	Interrupt reaction time 2)		10		22	t <sub>CPU</sub>
t <sub>v(IT)</sub>	$t_{v(IT)} = \Delta t_{c(INST)} + 10$	f <sub>CPU</sub> =8MHz	1.25		2.75	μs

#### 13.5.2 External Clock Source

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>OSC1H</sub>	OSC1 input pin high level voltage		0.7xV <sub>DD</sub>		V <sub>DD</sub>	v
V <sub>OSC1L</sub>	OSC1 input pin low level voltage		V <sub>SS</sub>		$0.3 x V_{DD}$	V
t <sub>w(OSC1H)</sub> t <sub>w(OSC1L)</sub>	OSC1 high or low time <sup>3)</sup>	see Figure 70	15	2		ns
t <sub>r(OSC1)</sub> t <sub>f(OSC1)</sub>	OSC1 rise or fall time <sup>3)</sup>		NO.Y	S	15	115
ΙL	OSCx Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μA

#### Figure 70. Typical Application with an External Clock Source



#### Notes:

<u>ل</u>حک

1. Data based on typical application software.

2. Time measured between interrupt event and interrupt vector fetch.  $\Delta t_{c(INST)}$  is the number of  $t_{CPU}$  cycles needed to finish the current instruction execution.

3. Data based on design simulation and/or technology characteristics, not tested in production.

#### CLOCK AND TIMING CHARACTERISTICS (Cont'd)

#### 13.5.3 Crystal and Ceramic Resonator Oscillators


The ST7 internal clock can be supplied with four different Crystal/Ceramic resonator oscillators. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as

close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

Symbol	Parameter	Conditi	ons	Min	Max	Unit
		VLP : Very Low po	ower oscillator	0.032	0.1	
		LP: Low power os	cillator	1	2	
fosc	Oscillator Frequency <sup>1)</sup>	MP: Medium powe	er oscillator	>2	4	MHz
		MS: Medium spee	d oscillator	>4	8	
		HS: High speed os	scillator	>8	16	
R <sub>F</sub>	Feedback resistor			20	40	kΩ
			VLP oscillator	60	100	
C	Recommended load capacitance ver-	R <sub>S</sub> =200Ω	LP oscillator	38	100	
C <sub>L1</sub> C <sub>L2</sub>	sus equivalent serial resistance of the	R <sub>S</sub> =200Ω	MP oscillator	32	47	pF
$C_{L2}$	crystal or ceramic resonator (R <sub>S</sub> )	R <sub>S</sub> =200Ω	MS oscillator	10	47	
		R <sub>S</sub> =100Ω	HS oscillator	10	30	
		-		1	1	

Symbol	Parameter	Conditions		Тур	Max	Unit
			VLP oscillator	2.5	5	
		V <sub>DD</sub> =5V	LP oscillator	80	150	
i <sub>2</sub>	OSC2 driving current	V <sub>IN</sub> =V <sub>SS</sub>	MP oscillator	160	250	μA
-	-		MS oscillator	310	460	-
	*	51	HS oscillator	610	900	

#### Figure 71. Typical Application with a Crystal or Ceramic Resonator



#### Notes:

1. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R<sub>S</sub> value. Refer to crystal/ceramic resonator manufacturer for more details.

#### CLOCK AND TIMING CHARACTERISTICS (Cont'd)

	face	Typical Ceramic Resonators	
Supplier	<sup>T</sup> osc (MHz)	Reference <sup>2)</sup>	Recommended OSCRNGE Option bit Configuration
	2	CSTCC2M00G56A-R0	MP Mode <sup>3)</sup>
ata	4	CSTCR4M00G55B-R0	MS Mode
Murata	8	CSTCE8M00G55A-R0	HS Mode
	16	CSTCE16M0G53A-R0	HS Mode

Ĺ**Ţ**/

SMD = [-R0: Plastic tape package (Ø = 180mm), -B0: Bulk] LEAD = [-A0: Flat pack package (Madial taping Ho= 18mm), -B0: Bulk]
 LP mode is not recommended for 2 MHz resonator because the peak to peak amplitude is too small (>0.8V). For more information on these resonators, please consult www.murata.com


#### CLOCK CHARACTERISTICS (Cont'd)


#### 13.5.4 RC Oscillators

The ST7 internal clock can be supplied with an internal RC oscillator.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	Internal RC oscillator frequency	T <sub>A</sub> =25°C, V <sub>DD</sub> =5V	2	3.5	6	MHz
IOSC (RCINT)	See Figure 73	$1_{A} = 250, V_{DD} = 5V$	2	3.5	0	IVITIZ

#### Figure 72. Typical Application with RC oscillator








#### CLOCK CHARACTERISTICS (Cont'd) 13.5.5 PLL Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD(PLL)</sub> PLL Operating Range	RLL Operating Range	T <sub>A</sub> 0 to 70°C	3.5		5.5	V
	T <sub>A</sub> -40 to +85°C	4.5		5.5	v	
f <sub>OSC</sub>	PLL input frequency range		2		4	MHz
A. F. /F	Instantaneous DLL iitter <sup>1)</sup>	f <sub>OSC</sub> = 4 MHz.		1.0	2.5	%
	f <sub>CPU</sub> /f <sub>CPU</sub> Instantaneous PLL jitter <sup>1)</sup>	f <sub>OSC</sub> = 2 MHz.		2.5	4.0	%

#### Note:

5/

1. Data characterized but not tested.



The user must take the PLL jitter into account in the application (for example in serial communication or sampling of high frequency signals). The PLL jitter is a periodic effect, which is integrated over several CPU cycles. Therefore the longer the period of the application signal, the less it will be impacted by the PLL jitter.

Figure 74 shows the PLL jitter integrated on application signals in the range 125kHz to 2MHz. At frequencies of less than 125KHz, the jitter is negligible.

Note 1: Measurement conditions: f<sub>CPU</sub> = 4MHz, T<sub>A</sub>= 25°C

#### **13.6 MEMORY CHARACTERISTICS**

#### 13.6.1 RAM and Hardware Registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>RM</sub>	Data retention mode <sup>1)</sup>	HALT mode (or RESET)	1.6			V

#### 13.6.2 XFlash Program Memory

Parameter	Conditions	Min	Тур	Max	Unit
Operating voltage for Flash write/ erase		2.7		5.5	V
Programming time for 1~32 bytes <sup>2)</sup>	T <sub>A</sub> =-40 to +85°C		5	10	ms
Programming time for 1.5kBytes	T <sub>A</sub> =+25°C		0.24	0.48	1%
Data retention <sup>4)</sup>	T <sub>A</sub> =+55°C <sup>3)</sup>	20			years
Write erase cycles	T <sub>A</sub> =+25°C	10			kcycles
Supply current	Read / Write / Erase modes f <sub>CPU</sub> = 8MHz, V <sub>DD</sub> = 5.5V		2	2.6 <sup>3)</sup>	mA
	No Read/No Write Mode	×	6	100	μA
	Power down mode / HALT	10	0	0.1 <sup>5)</sup>	μA
-	Operating voltage for Flash write/ erase Programming time for 1~32 bytes <sup>2)</sup> Programming time for 1.5kBytes Data retention <sup>4)</sup> Write erase cycles	$\begin{tabular}{ c c c c } \hline & & & & & & & & & & & & & & & & & & $	Operating voltage for Flash write/ eraseTable of the form of	Operating voltage for Flash write/ eraseTable of the form of	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

#### Notes:

1. Minimum V<sub>DD</sub> supply voltage without losing data stored in RAM (in HALT mode or under RESET) or in hardware registers (only in HALT mode). Guaranteed by construction, not tested in production.

- 2. Up to 32 bytes can be programmed at a time.
- 3. The data retention time increases when the  $\mathrm{T}_{\mathrm{A}}$  decreases.
- 4. Data based on reliability test results and monitored in production.
- 5. Data based on characterization results, not tested in production.



#### **13.7 EMC CHARACTERISTICS**

Susceptibility tests are performed on a sample basis during product characterization.

## 13.7.1 Functional EMS (Electro Magnetic Susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electro-Static Discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

## 13.7.1.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations:

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...


#### Prequalification trials:

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the RE-SET pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behaviour is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ =5V, $T_A$ =+25°C, $f_{OSC}$ =8MHz conforms to IEC 1000-4-2	2B
V <sub>FFTB</sub>	Fast transient voltage burst limits to be applied through 100pF on $V_{DD}$ and $V_{DD}$ pins to induce a functional disturbance	V <sub>DD</sub> =5V, T <sub>A</sub> =+25°C, f <sub>OSC</sub> =8MHz conforms to IEC 1000-4-4	2B

#### Figure 75. EMC Recommended power supply connection <sup>1)</sup>



1. The suggested 10µF and 0.1µF decoupling capacitors on the power supply lines are proposed as a good price vs. EMC performance tradeoff. They have to be put as close as possible to the device power supply pins. Other EMC recommendations are given in AN1709.

#### EMC CHARACTERISTICS (Cont'd)

#### 13.7.2 Electro Magnetic Interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Symbol	Parameter	Conditions	Monitored	Max vs. [f <sub>OSC</sub> /f <sub>CPU</sub> ]		Unit
	Falailletei	conditions	Frequency Band	8/4MHz	16/8MHz	
S <sub>EMI</sub>		V <sub>DD</sub> =5V, T <sub>A</sub> =+25°C, conforming to SAE J 1752/3	0.1MHz to 30MHz	10	13	10
	Peak level		30MHz to 130MHz	13	24	dBμV
	reak level		130MHz to 1GHz	16	31	$C^{\sim}$
			SAE EMI Level	2.5	4	-

## 13.7.3 Absolute Maximum Ratings (Electrical Sensitivity)

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

#### 13.7.3.1 Electro-Static Discharge (ESD)

Electro-Static Discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). Two models can be simulated: Human Body Model and Machine Model. This test conforms to the JESD22-A114A/A115A standard.

#### Absolute Maximum Ratings

Symbol	Ratings	Conditions	Maximum value 1)	Unit
V <sub>ESD(HBM)</sub>	Electro-static discharge voltage (Human Body Model)	T <sub>A</sub> =+25°C	2000	V
V <sub>ESD(MM)</sub>	Electro-static discharge voltage (Machine Model)	T <sub>A</sub> =+25°C	200	v

#### Notes:

1. Data based on characterization results, not tested in production.

#### EMC CHARACTERISTICS (Cont'd)

#### 13.7.3.2 Static and Dynamic Latch-Up

- LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.
- DLU: Electro-Static Discharges (one positive then one negative test) are applied to each pin of 3 samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards. For more details, refer to the application note AN1181.

#### **Electrical Sensitivities**

Symbol Parameter		Conditions	Class <sup>1)</sup>		
LU	Static latch-up class	T <sub>A</sub> =+25°C T <sub>A</sub> =+85°C	A		
DLU	Dynamic latch-up class	$V_{DD}$ =5.5V, f <sub>OSC</sub> =4MHz, T <sub>A</sub> =+25°C	A		

#### Notes:

57

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).

#### **13.8 I/O PORT PIN CHARACTERISTICS**

#### **13.8.1 General Characteristics**

 $T_A = -40$  to  $+85^{\circ}C$  unless otherwise specified

Symbol	Parameter	Conc	litions	Min	Тур	Мах	Unit	
V <sub>IL</sub>	Input low level voltage <sup>1)</sup>			V <sub>ss</sub> - 0.3		$0.3 \mathrm{xV}_{\mathrm{DD}}$	V	
V <sub>IH</sub>	Input high level voltage <sup>1)</sup>			$0.7 \mathrm{xV}_{\mathrm{DD}}$		V <sub>DD</sub> + 0.3	v	
V <sub>hys</sub>	Schmitt trigger voltage hysteresis 1)				400		mV	
I <sub>INJ(PIN)</sub> 2)	Injected current on Flash device pins PB0 and PB1					+4		
	Injected Current on other I/O pins					±4	mA	
ΣΙ <sub>INJ(PIN)</sub> 2)	Total injected current (sum of all I/O and control pins)	V <sub>DD</sub> =5V				±25	Cili	
١L	Input leakage current	V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub>				±1		
۱ <sub>S</sub>	Static current consumption	Floating input mode <sup>3)</sup>			400		μA	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>4)</sup>	V <sub>IN</sub> =V <sub>SS</sub>	V <sub>DD</sub> =5V	50	85	250	kΩ	
			V <sub>DD</sub> =3V	170 <sup>1)</sup>	190	230 <sup>1)</sup>	K12	
C <sub>IO</sub>	I/O pin capacitance		•		5		pF	
t <sub>f(IO)out</sub>	Output high to low level fall time <sup>1)</sup>	C <sub>L</sub> =50pF			25		20	
t <sub>r(IO)out</sub>	Output low to high level rise time <sup>1)</sup>	Between 10% and 90%		6	25		ns	
t <sub>w(IT)in</sub>	External interrupt pulse time <sup>5)</sup>		<u> </u>	1			t <sub>CPU</sub>	

#### Notes:

1. Data based on characterization results, not tested in production.

2.  $I_{INJ(PIN)}$  must never be exceeded. This is implicitly insured if  $V_{IN}$  maximum is respected. If  $V_{IN}$  maximum cannot be respected, the injection current must be limited externally to the  $I_{INJ(PIN)}$  value. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ . For true open-drain pads, there is no positive injection current, and the corresponding  $V_{IN}$  maximum must always be respected.

Caution: Negative current injection not allowed on Flash device pins PB0 and PB1.

3. Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example and leaving the I/O unconnected on the board or an external pull-up or pull-down resistor (see Figure 76). Data based on design simulation and/or technology characteristics, not tested in production.


4. The R<sub>PU</sub> pull-up equivalent resistor is based on a resistive transistor (corresponding I<sub>PU</sub> current characteristics described in Figure 77).

5. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.

#### Figure 76. Two typical Applications with unused I/O Pin configured as input



Note: I/O can be left unconnected if it is configured as output (0 or 1) by the software. This has the advantage of greater EMC robustness and lower cost.



#### I/O PORT PIN CHARACTERISTICS (Cont'd)

57

145/172

## 13.8.2 Output Driving Current

 $T_A = -40$  to  $+85^{\circ}C$  unless otherwise specified

Symbol	Parameter		Conditions	Min	Max	Unit
	Output low level voltage for a standard I/O pin		I <sub>IO</sub> =+5mA		1.2	
V <sub>OL</sub> <sup>1)</sup>	when 8 pins are sunk at same time		I <sub>IO</sub> =+2mA		0.5	
♥ OL	Output low level voltage for a high sink I/O pin	V <sub>DD</sub> =5V	I <sub>IO</sub> =+20mA,		1.3	
	when 4 pins are sunk at same time	ر م0	I <sub>IO</sub> =+8mA		0.75	
V <sub>OH</sub> <sup>2)</sup>	Output high level voltage for an I/O pin	-	I <sub>IO</sub> =-5mA,	V <sub>DD</sub> -1.6		
•ОН	when 4 pins are sourced at same time		I <sub>IO</sub> =-2mA	V <sub>DD</sub> -0.8		10
V <sub>OL</sub> <sup>1)3)</sup>	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time		I <sub>IO</sub> =+2mA		0.6	C//
VOL / /	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time	3.3V	I <sub>IO</sub> =+8mA		0.6	V
V <sub>OH</sub> <sup>2)3)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time	V <sub>DD</sub> =	I <sub>IO</sub> =-2mA T <sub>A</sub> ≤85°C	V <sub>DD</sub> -0.8		
V <sub>OL</sub> <sup>1)3)</sup>	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time		I <sub>IO</sub> =+2mA	V.	0.7	
VOL / /	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time	=2.7V	I <sub>IO</sub> =+8mA		0.7	
V <sub>OH</sub> <sup>2)3)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time	V <sub>DD</sub> =	I <sub>IO</sub> =-2mA	V <sub>DD</sub> -0.9		

#### Notes:

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in Section 13.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. The I<sub>IO</sub> current sourced must always respect the absolute maximum rating specified in Section 13.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>. True open drain I/O pins does not have V<sub>OH</sub>.

3. Not tested in production, based on characterization results.

Obsolete







Figure 81. Typ.  $V_{OL}$  at  $V_{DD}$ =3V (high-sink)



57

Figure 82. Typ. V<sub>OL</sub> at V<sub>DD</sub>=2.7V (standard)




Figure 83. Typ. V<sub>OL</sub> at V<sub>DD</sub>=5V (high-sink)




Figure 84. Typ. V<sub>OH</sub> at V<sub>DD</sub>=2.7V

#### 3 2.5 2 – T=25C A Voh(V) 1.5 - T=90C 1 – T=-45C 0.5 0 0 0.5 1 1.5 2 lio(mA)

#### Figure 85. Typ. V<sub>OH</sub> at V<sub>DD</sub>=4V


#### 4.5 4 6 3.5 5 3 T=25C 4 Voh(V) 2.5 Voh(V) T=25C 3 2 - T=90C T=90C 1.5 2 T=-45C 1 1 0.5 0 0 1 2 3 4 0 5 0 1 2 3 5 lio(mA) lio(mA)

#### Notes:

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in Section 13.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

2. The I<sub>IO</sub> current sourced must always respect the absolute maximum rating specified in Section 13.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD</sub>. True open drain I/O pins does not have V<sub>OH</sub>.


## Figure 86. Typ. V<sub>OH</sub> at V<sub>DD</sub>=3V




**لركم** 

Figure 87. Typ. V<sub>OH</sub> at V<sub>DD</sub>=5V










57




## **13.9 CONTROL PIN CHARACTERISTICS**

### 13.9.1 Asynchronous RESET Pin

 $T_A = -40$  to  $+85^{\circ}C$  unless otherwise specified

Parameter	Cor	nditions	Min	Тур	Max	Unit
Input low level voltage			V <sub>ss</sub> - 0.3		0.3xV <sub>DD</sub>	V
Input high level voltage			$0.7 \mathrm{xV}_{\mathrm{DD}}$		V <sub>DD</sub> + 0.3	v
Schmitt trigger voltage hysteresis <sup>1)</sup>				2.5		V
Output low lovel voltage <sup>2)</sup>	V _5V	I <sub>IO</sub> =+5mA		0.68	0.95	V
Output low level voltage $^{27}$ V <sub>DD</sub> =5V $I_{IO}=+2mA$		I <sub>IO</sub> =+2mA		0.28	0.45	v
Pull up oquivalant register	V <sub>DD</sub> =5V		20	40	80	kΩ
Full-up equivalent resistor	V <sub>DD</sub> =3V			85		NS 2
Generated reset pulse duration	Internal re	eset sources		30	11	μs
External reset pulse hold time 3)			20		~0,	μs
Filtered glitch duration				200		ns
→ T=25C         → T=90C         → T=-45C		00	solet	6		
	Input low level voltage Input high level voltage Schmitt trigger voltage hysteresis <sup>1)</sup> Output low level voltage <sup>2)</sup> Pull-up equivalent resistor Generated reset pulse duration External reset pulse hold time <sup>3)</sup> Filtered glitch duration <b>D. Typical I<sub>PU</sub> on RESET pin</b> 	Input low level voltage         Input high level voltage         Schmitt trigger voltage hysteresis <sup>1)</sup> Output low level voltage <sup>2)</sup> $V_{DD}=5V$ Pull-up equivalent resistor $V_{DD}=5V$ Generated reset pulse duration       Internal rest         External reset pulse hold time <sup>3)</sup> Filtered glitch duration <b>Full-up equivalent rest Internal rest Full-up on RESET pin Internal rest Imput full equivalent rest Imput full equivalent rest Mathematic equivalent rest Imput full equivalent rest</b>		$\begin{array}{ c c c } \mbox{Input low level voltage} & & & V_{ss} - 0.3 \\ \hline \mbox{Input high level voltage} & & & 0.7 x V_{DD} \\ \hline \mbox{Schmitt trigger voltage hysteresis}^{1)} & & & I_{IO} + 5 m A \\ \hline \mbox{Output low level voltage}^{2)} & V_{DD} = 5 V & I_{IO} + 2 m A \\ \hline \mbox{Pull-up equivalent resistor} & V_{DD} = 5 V & 20 \\ \hline \mbox{V}_{DD} = 3 V & & I_{IO} \\ \hline \mbox{Generated reset pulse duration} & Internal reset sources \\ \hline \mbox{External reset pulse hold time}^{3)} & & & 20 \\ \hline \mbox{Filtered glitch duration} & & & & & & & \\ \hline \end{tabular}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{ c c c c c c } \mbox{Input low level voltage} & & & V_{ss} - 0.3 & & 0.3 x V_{DD} \\ \mbox{Input high level voltage} & & & 0.7 x V_{DD} & & V_{DD} + 0.3 \\ \mbox{Schmitt trigger voltage hysteresis}^{1)} & & & & 1 & 2.5 \\ \mbox{Output low level voltage}^{2)} & & V_{DD} = 5 V & & I_{IO} = +5 mA & 0.68 & 0.95 \\ \mbox{Output low level voltage}^{2)} & & V_{DD} = 5 V & & I_{IO} = +5 mA & 0.68 & 0.95 \\ \mbox{Output low level voltage}^{2)} & & V_{DD} = 5 V & & I_{IO} = +2 mA & 0.28 & 0.45 \\ \mbox{Pull-up equivalent resistor} & & V_{DD} = 5 V & & 20 & 40 & 80 \\ \mbox{V}_{DD} = 3 V & & & 20 & 40 & 80 \\ \mbox{Generated reset pulse duration} & & & Internal reset sources & & 30 & \\ \mbox{External reset pulse hold time}^{3)} & & & & & 20 & & \\ \mbox{Filtered glitch duration} & & & & & & & & & & & & & & \\ \end{tabular}$

## Figure 90. Typical I<sub>PU</sub> on RESET pin



#### Notes:


1. Data based on characterization results, not tested in production.

2. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in Section 13.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.


3. To guarantee the reset of the device, a minimum pulse has to be applied to the  $\overline{\text{RESET}}$  pin. All short pulses applied on RESET pin with a duration below  $t_{h(\text{RSTL})in}$  can be ignored.




### CONTROL PIN CHARACTERISTICS (Cont'd)



## Figure 91. RESET pin protection when LVD is enabled.<sup>1)2)3)4)</sup>





#### Note 1:

57

- The reset network protects the device against parasitic resets.
- The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog).
- Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin can go below the V<sub>IL</sub> max. level specified in Section 13.9.1 on page 150. Otherwise the reset will not be taken into account internally.
- Because the reset circuit is designed to allow the internal RESET to be output in the RESET pin, the user must ensure that the current sunk on the RESET pin is less than the absolute maximum value specified for I<sub>INJ(RESET)</sub> in Section 13.2.2 on page 127.

**Note 2:** When the LVD is enabled, it is recommended not to connect a pull-up resistor or capacitor. A 10nF pull-down capacitor is required to filter noise on the reset line.

**Note 3:** In case a capacitive power supply is used, it is recommended to connect a 1M $\Omega$  pull-down resistor to the RESET pin to discharge any residual voltage induced by the capacitive effect of the power supply (this will add 5µA to the power consumption of the MCU).

Note 4: Tips when using the LVD:

- 1. Check that all recommendations related to the reset circuit have been applied (see notes above).
- 2. Check that the power supply is properly decoupled (100nF + 10 $\mu$ F close to the MCU). Refer to AN1709 and AN2017. If this cannot be done, it is recommended to put a 100nF + 1M $\Omega$  pull-down on the RESET pin.
- 3. The capacitors connected on the RESET pin and also the power supply are key to avoid any start-up marginality. <u>In most</u> cases, steps 1 and 2 above are sufficient for a robust solution. Otherwise: replace 10nF pull-down on the RESET pin with a 5µF to 20µF capacitor."

Note 5: Please refer to "Illegal Opcode Reset" on page 123 for more details on illegal opcode reset conditions.

#### **13.10 TIMER PERIPHERAL CHARACTERISTICS**

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output...).

#### 13.10.1 16-Bit Timer

 $T_A = -40$  to  $+85^{\circ}C$  unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>w(ICAP)in</sub>	Input capture pulse time		1			t <sub>CPU</sub>
t	PWM resolution time		2			t <sub>CPU</sub>
t <sub>res(PWM)</sub>		f <sub>CPU</sub> =8MHz	250		-0,	ns
$f_{EXT}$	Timer external clock frequency		0		f <sub>CPU</sub> /4	MHz
f <sub>PWM</sub>	PWM repetition rate		0	X	f <sub>CPU</sub> /4	MHz
Res <sub>PWM</sub>	PWM resolution			KO .	16	bit
	osolete Produ	ctlsi	,501e			

### **13.11 COMMUNICATION INTERFACE CHARACTERISTICS**


#### 13.11.1 SPI - Serial Peripheral Interface

Subject to general operating conditions for  $V_{DD}, f_{OSC},$  and  $T_A$  unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>SCK</sub>	SPI clock frequency	Master f <sub>CPU</sub> =8MHz	f <sub>CPU</sub> /128 0.0625	f <sub>CPU</sub> /4 2	MHz
1/t <sub>c(SCK)</sub>	SFT Clock nequency	Slave f <sub>CPU</sub> =8MHz	0	f <sub>CPU</sub> /2 4	IVILITZ
t <sub>r(SCK)</sub> t <sub>f(SCK)</sub>	SPI clock rise and fall time		see I/O p	oort pin de	scription
$t_{su(\overline{SS})}$	SS setup time	Slave	120		
t <sub>h(SS)</sub>	SS hold time	Slave	120		
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master Slave	100 90	00,	
t <sub>su(MI)</sub> t <sub>su(SI)</sub>	Data input setup time	Master Slave	100 100		
t <sub>h(MI)</sub> t <sub>h(SI)</sub>	Data input hold time	Master Slave	100 100		ns
t <sub>a(SO)</sub>	Data output access time	Slave	0	120	
t <sub>dis(SO)</sub>	Data output disable time	Slave		240	
t <sub>v(SO)</sub>	Data output valid time	Slave (after enable edge)		120	
t <sub>h(SO)</sub>	Data output hold time	Slave (aller enable euge)	0		
t <sub>v(MO)</sub>	Data output valid time	Master (before conture edge)	0.25		+
t <sub>h(MO)</sub>	Data output hold time	Master (before capture edge)	0.25		t <sub>CPU</sub>

## Figure 93. SPI Slave Timing Diagram with CPHA=0 3)




#### Notes:

1. Data based on design simulation and/or characterisation results, not tested in production.

2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.


3. Measurement points are done at CMOS levels:  $0.3 x V_{\text{DD}}$  and  $0.7 x V_{\text{DD}}.$ 

## COMMUNICATION INTERFACE CHARACTERISTICS (Cont'd)



#### Figure 94. SPI Slave Timing Diagram with CPHA=1<sup>1)</sup>

### Figure 95. SPI Master Timing Diagram <sup>1)</sup>



#### Notes:

1. Measurement points are done at CMOS levels:  $0.3 x V_{DD}$  and  $0.7 x V_{DD}.$ 

2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends of the I/O port configuration.



## COMMUNICATION INTERFACE CHARACTERISTICS (Cont'd)

## 13.11.2 I<sup>2</sup>C - Inter IC Control Interface


Subject to general operating conditions for  $V_{DD}, f_{OSC},$  and  $T_A$  unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics

(SDAI and SCLI). Refer to Table 26 for the speed conditions. The ST7  $I^2C$  interface meets the requirements of the Standard  $I^2C$  communication protocol described in the following table.

Sumbal	Deveneter	Standard	mode I <sup>2</sup> C	Fast mo	ode I <sup>2</sup> C <sup>5)</sup>	Unit
Symbol	Parameter	Min <sup>1)</sup>	Max <sup>1)</sup>	Min <sup>1)</sup>	Max <sup>1)</sup>	Unit
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		μs
t <sub>su(SDA)</sub>	SDA setup time	250		100	. (	11
t <sub>h(SDA)</sub>	SDA data hold time	0 <sup>3)</sup>		0 <sup>2)</sup>	900 <sup>3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000	20+0.1C <sub>b</sub>	300	ns
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time		300	20+0.1C <sub>b</sub>	300	
t <sub>h(STA)</sub>	START condition hold time	4.0	76,	0.6		
t <sub>su(STA)</sub>	Repeated START condition setup time	4.7	0	0.6		μs
t <sub>su(STO)</sub>	STOP condition setup time	4.0		0.6		μs
t <sub>w(STO:STA)</sub>	A) STOP to START condition time (bus free)			1.3		μs
Cb	Capacitive load for each bus line		400		400	pF

## Figure 96. Typical Application with I<sup>2</sup>C Bus and Timing Diagram<sup>4)</sup>



#### Notes:

1. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.

2. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

3. The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of SCL signal.

4. Measurement points are done at CMOS levels:  $0.3xV_{DD}$  and  $0.7xV_{DD}$ .

5. At 4MHz f<sub>CPU</sub>, max.I<sup>2</sup>C speed (400kHz) is not achievable. In this case, max. I<sup>2</sup>C speed will be approximately 260KHz.

## COMMUNICATION INTERFACE CHARACTERISTICS (Cont'd)

The following table gives the values to be written in the I2CCCR register to obtain the required I<sup>2</sup>C SCL line frequency.

#### **Table 26. SCL Frequency Table**

				I2CCCF	R Value			
f <sub>SCL</sub>		f <sub>CPU</sub> =	4 MHz.			f <sub>CPU</sub> =	8 MHz.	
(kHz)	V <sub>DD</sub> =	: 3.3 V	V <sub>DD</sub> = 5 V		V <sub>DD</sub> =	: 3.3 V	V <sub>DD</sub> = 5 V	
	$R_P=3.3k\Omega$	<b>R<sub>P</sub>=4.7k</b> Ω	$R_P=3.3k\Omega$	<b>R<sub>P</sub>=4.7k</b> Ω	$R_P=3.3k\Omega$	<b>R<sub>P</sub>=4.7k</b> Ω	$R_P=3.3k\Omega$	<b>R<sub>P</sub>=4.7k</b> Ω -
400	NA	NA	NA	NA	83h	NA	83h	83h
300	NA	NA	NA	NA	85h	85h	85h	85h
200	83h	84h	83h	84h	8Ah	89h	8Ah	8Ah
100	10h	10h	10h	10h	24h	23h	24h	23h
50	24h	24h	24h	24h	4Ch	4Ch	4Ch	4Ch
20	5Fh	5Fh	5Fh	5Fh	FFh	FFh	FFh	FFh
<b>Legend:</b> R <sub>P</sub> = Exterr f <sub>SCL</sub> = I <sup>2</sup> C s NA = Not a <b>Note:</b>		esistance		(	obse	lete		

#### Legend:

## Note:

- For speeds around 200 kHz, achieved speed can have ±5% tolerance

- For other speed ranges, achieved speed can have ±2% tolerance

The above variations depend on the accuracy of the external components used. Josolete Prod




## **13.12 10-BIT ADC CHARACTERISTICS**


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>ADC</sub>	ADC clock frequency		0.5		4	MHz
V <sub>AIN</sub>	Conversion voltage range		V <sub>SS</sub>		V <sub>DD</sub>	V
C <sub>ADC</sub>	Internal sample and hold capacitor			6		pF
		FLASH, f <sub>ADC</sub> =4MHz		28		μS
+	Conversion time			112		
tCONV				3.5		μS
		ROM, f <sub>ADC</sub> =4MHz		14		1/f <sub>ADC</sub>
R <sub>AIN</sub>	External input impedance				see	kΩ
C <sub>AIN</sub>	External capacitor on analog input				Figure 97 and	pF
f <sub>AIN</sub>	Variation frequency of analog input signal			0	Figure 98 <sup>1)2)3)</sup>	Hz

 $V_{DD}$ = 2.7 to 5.5V,  $T_A$  = -40°C to 85°C, unless otherwise specified


## Figure 97. R<sub>AIN</sub> max. vs f<sub>ADC</sub> with C<sub>AIN</sub>=0pF<sup>2)</sup>



## Figure 98. Recommended CAIN/RAIN values<sup>3)</sup>



#### Figure 99. Analog Input equivalent circuit



#### Notes:

<u>ل</u>حک

1. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than  $10k\Omega$ ). Data based on characterization results, not tested in production.

2.  $C_{PARASITIC}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3pF). A high  $C_{PARASITIC}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced. 3. This graph shows that depending on the input signal variation ( $f_{AIN}$ ),  $C_{AIN}$  can be increased for stabilization time and decreased to allow the use of a larger serial resistor ( $R_{AIN}$ ). It is valid for all  $f_{ADC}$  frequencies  $\leq 4MHz$ .

### ADC CHARACTERISTICS (Cont'd)

#### 13.12.0.1 General PCB Design Guidelines


To obtain best results, some general design and layout rules should be followed when designing the application PCB to shield the noise-sensitive, analog physical interface from noise generating CMOS logic signals.

 Properly place components and route the signal traces on the PCB to shield the analog inputs. Analog signals paths should run over the analog ground plane and be as short as possible. Isolate analog signals from digital signals that may switch while the analog inputs are being sampled by the A/D converter. Do not toggle digital outputs on the same I/O port as the A/D input being converted.

#### ADC Accuracy with f<sub>CPU</sub>=8 MHz, f<sub>ADC</sub>=4 MHz R<sub>AIN</sub>< 10kΩ, V<sub>DD</sub>= 4.5V to 5.5V

Symbol	Parameter	Conditions	FLASH		ROM		Unit	
			Typ <sup>2)</sup>	Max	Typ <sup>2)</sup>	Max	Unit	
IE <sub>T</sub> I	Total unadjusted error 1)		4	6	TBD	TBD	5	
E <sub>O</sub>	Offset error 1)		1	5	TBD	TBD		
E <sub>G</sub>	Gain Error <sup>1)</sup>		1	4.5	TBD	TBD	LSB	
IE <sub>D</sub> I	Differential linearity error <sup>1)</sup>		1.5	4.5	TBD	TBD	1	
ΙΕ <sub>L</sub> Ι	Integral linearity error 1)		3	4.5	TBD	TBD	1	





#### Notes:

1. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the analog input pins significantly reduces the accuracy of the conversion being performed on another analog input.

For  $I_{INJ}$ =0.8mA, the typical leakage induced inside the die is 1.6µA and the effect on the ADC accuracy is a loss of 4 LSB for each 10K $\Omega$  increase of the external analog source impedance. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 13.8 does not affect the ADC accuracy.


2. Refer to "Typical values" on page 126 for more information on typical ADC accuracy values.




## **14 PACKAGE CHARACTERISTICS**

## **14.1 PACKAGE MECHANICAL DATA**

#### Figure 101. 32-Pin Plastic Dual In-Line Package, Shrink 400-mil Width




#### Figure 102. Figure 103. 28-Pin Plastic Small Outline Package, 300-mil Width



<u>(۲</u>/

		mm			inches	
Dim.	Min	Тур	Мах	Min	Тур	Max
Α	2.35		2.65	0.093		0.104
A1	0.10		0.30	0.004		0.012
В	0.33		0.51	0.013		0.020
С	0.23		0.32	0.009		0.013
D	17.70		18.10	0.697		0.713
Е	7.40		7.60	0.291		0.299
е		1.27			0.050	
н	10.00		10.65	0.394		0.419
h	0.25		0.75	0.010		0.030
α	0°		8°	0°		8°
L	0.40		1.27	0.016		0.050
		Ν	umber	r of Pin	IS	
Ν			2	8		



## Figure 104. Low Profile Fine Pitch Ball Grid Array Package

## **14.2 THERMAL CHARACTERISTICS**

Symbol	Ratings	Value	Unit
	Package thermal resistance (junction to ambient)		
	SDIP32	60	
R <sub>thJA</sub>	SO28	75	°C/W
	LFBGA 6x6 (on multilayer PCB)	56	
	LFBGA 6x6 (on single-layer PCB)	72	
PD	Power dissipation <sup>1)</sup>	500	mW
T <sub>Jmax</sub>	Maximum junction temperature <sup>2)</sup>	150	°C

#### Notes:

1. The power dissipation is obtained from the formula  $P_D = P_{INT} + P_{PORT}$  where  $P_{INT}$  is the chip internal power ( $I_{DD}xV_{DD}$ ) and  $P_{PORT}$  is the port power dissipation determined by the user.

2. The average chip-junction temperature can be obtained from the formula  $T_J = T_A + P_D x RthJA$ .

#### **14.3 LEAD-FREE PACKAGE INFORMATION**

STMicroelectronics is fully committed to Environment protection and sustainable development and started in 1997 a volontary program for removing polluting and hazardous substances from all devices. In 2000, a strategic program, named ECO-PACK®, has been officially launched to develop and implement solutions leading to environment obsolete Product(s) - Obsolete Product(s)

<u>ل</u>رک

friendly packaging and ban progressively Pb and other heavy metals from our manufacturing lines.

Please refer to application notes AN2033, AN2034, AN2035 and AN2036 for further information.

## **15 DEVICE CONFIGURATION AND ORDERING INFORMATION**

Each device is available for production in user programmable versions (FLASH) as well as in factory coded versions (ROM/FASTROM).

ST7226x devices are ROM versions. ST72P26x devices are Factory Advanced Service Technique ROM (FASTROM) versions: they are factory-programmed XFlash devices.

ST72F26x XFlash devices are shipped to customers with a default program memory content (FFh). The option bytes are programmed to enable the internal RC oscillator. The ROM/FASTROM factory coded parts contain the code supplied by the customer. This implies that FLASH devices have to be configured by the customer using the Option Bytes while the ROM/FASTROM devices are factoryconfigured.

### **15.1 OPTION BYTES**

The two option bytes allow the hardware configuration of the microcontroller to be selected.

The option bytes have no address in the memory map and can be accessed only in programming mode (for example using a standard ST7 programming tool). The default content of the FLASH is fixed to FFh.

In masked ROM devices, the option bytes are fixed in hardware by the ROM code (see option list).

#### **USER OPTION BYTE 0**

OPT 7 = **WDG HALT** Watchdog reset on HALT This option bit determines if a RESET is generated when entering HALT mode while the Watchdog is active.

0: No Reset generation when entering Halt mode 1: Reset generation when entering Halt mode

OPT 6 = **WDG SW** Hardware or software watchdog

This option bit selects the watchdog type.

0: Hardware (watchdog always enabled)

1: Software (watchdog to be enabled by software)

OPT 5:4 = VD[1:0] Voltage detection selection These option bits enable the voltage detection block (LVD and AVD) with a selected threshold of the LVD and AVD.

Configuration	VD1	VD0
LVD Off	1	1
Lowest Voltage Threshold (~3.05V)	1	0
Medium Voltage Threshold (~3.6V)	0	1
Highest Voltage Threshold (~4.1V)	0	0

OPT 3:2 = **SEC[1:0]** Sector 0 size definition These option bits indicate the size of sector 0 according to the following table.

Sector 0 Size	SEC1	SEC0
0.5k	0	0
1k	0	1
2		0
<b>4k</b> <sup>1)</sup>	1	1

Note 1: 4k available on FASTROM devices only.

#### OPT 1 = FMP\_R Read-out protection

Read-out protection, when selected, provides a protection against Program Memory content extraction and against write access to Flash memory.

Erasing the option bytes when the FMP\_R option is selected will cause the whole memory to be erased first, and the device can be reprogrammed. Refer to Section 4.5 and the ST7 Flash Programming Reference Manual for more details.

0: Read-out protection off

1: Read-out protection on

	USER OPTION BYTE 0							USE	R OPT	ION BY	TE 1					
	7							0	7							0
					050	050					OSC	OSC	OSC	OSC	OSC	PLL
	HALT	WDG SW	VD1	VD0	SEC	SEC 0	FMP R	FMP W	EXTIT	Res.	TYPE	TYPE	RNGE	RNGE	RNGE	OFF
		0			•	•	••	••			1	0	2	1	0	011
Default Value	1	1	1	1	1	1	0	0	1	1	1	0	1	1	1	1

### DEVICE CONFIGURATION (Cont'd)

OPT 0 = **FMP\_W** FLASH write protection This option indicates if the FLASH program memory is write protected.

**Warning:** When this option is selected, the program memory (and the option bit itself) can never be erased or programmed again.

- 0: Write protection off
- 1: Write protection on

### **USER OPTION BYTE 1**

OPT 7 = **EXTIT** *Port C External Interrupt Configuration.* 

This option bit allows the Port C external interrupt mapping to be configured as ei0 or ei1.

#### Table 27. External Interrupt Configuration

ei0	ei1	EXTIT option bit
PA[7:0] Ports	PB[7:0] Ports PC[5:0] Ports	1
PA[7:0] Ports PC[5:0] Ports	PB[7:0] Ports	0

OPT 6 = Reserved, must be kept at default value.

# OPT 5:4 = **OSCTYPE[1:0]** Oscillator Type selection

These option bits select the Oscillator Type.

57/

Clock Source	OSCTYPE1	OSCTYPE0
Resonator Oscillator	0	0
Reserved	0	1
Internal RC Oscillator	1	0
External Source	1	1

#### OPT 3:1 = **OSCRNGE[2:0]** Oscillator Range selection

These option bits select the oscillator range.

Тур.	Freq. Range	OSC RNGE2	OSC RNGE1	OSC RNGE0
VLP	32~100kHz	1	х	х
LP	1~2MHz	0	0	0
MP	2~4MHz	0	0	1
MS	4~8MHz	0	1	0
HS	8~16MHz	0	1	
			2010	

#### OPT 0 = **PLL** *PLL* selection

This option bit selects the PLL which allows multiplication by two of the oscillator frequency. The PLL must not be used with the internal RC oscillator. It is guaranteed only with a  $f_{OSC}$  input frequency between 2 and 4MHz.

0: PLL x2 enabled

1: PLL x2 disabled

**CAUTION**: the PLL can be enabled only if the "OSC RANGE" (OPT3:1) bits are configured to "MP - 2~4MHz". Otherwise, the device functionality is not guaranteed.

#### **15.2 DEVICE ORDERING INFORMATION AND TRANSFER OF CUSTOMER CODE**

Customer code is made up of the ROM/FAS-TROM contents and the list of the selected options (if any). The ROM/FASTROM contents are to be sent on diskette, or by electronic means, with the S19 hexadecimal file generated by the development tool. All unused bytes must be set to FFh. The selected options are communicated to STMicroelectronics using the correctly completed OPTION LIST appended.

Refer to application note AN1635 for information on the counter listing returned by ST after code has been transferred.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Part Number	Program Memory (Bytes)	RAM (Bytes)	Temp. Range	Package
ST72F264G1B6				SDIP32
ST72F264G1M6		050		SO28
ST72F262G1B6	4K FLASH	256	-40°C +85°C	SDIP32
ST72F262G1M6	-		-40°C +85°C	SO28
ST72F264G2B6				SDIP32
ST72F264G2M6			CO'	SO28
ST72F264G2H1	8K FLASH	256	0°C +70°C	LFBGA
ST72F264G2H6E	ON FLASH	250	-40°C +85°C	lead-free LFBGA
ST72F262G2B6	-			SDIP32
ST72F262G2M6		.(5)		SO28
ST72F262G1B6		C	-40°C +85°C	SDIP32
ST72F262G1M6	4K FLASH	256	-40 C +65 C	SO28
ST72F260G1B6		200		SDIP32
ST72F260G1M6	010			SO28
ST72P264G2B6/xxx			-40°C +85°C	SDIP32
ST72P264G2M6/xxx	P		-40 C +65 C	SO28
ST72P264G2H1/xxx	8K FASTROM	256	0°C +70°C	LFBGA
ST72P262G2B6/xxx				SDIP32
ST72P262G2M6/xxx				SO28
ST72P262G1B6/xxx			-40°C +85°C	SDIP32
ST72P262G1M6/xxx	4K FASTROM	256	-40 C +65 C	SO28
ST72P260G1B6/xxx		250		SDIP32
ST72P260G1M6/xxx				SO28
ST72264G2B6/xxx				SDIP32
ST72264G2M6/xxx	8K ROM	256		SO28
ST72262G2B6/xxx		200		SDIP32
ST72262G2M6/xxx			-40°C +85°C	SO28
ST72262G1B6/xxx			-40 0 +03 0	SDIP32
ST72262G1M6/xxx	4K ROM	256		SO28
ST72260G1B6/xxx		200		SDIP32
ST72260G1M6/xxx				SO28

#### **Table 28. Supported Part Numbers**



## TRANSFER OF CUSTOMER CODE (Cont'd)

Sustanta	ST72264 ROM/FASTROM MICROCONTROLL (Last update: 15 January 2004	ER OPTION LIST
Customer		
Reference /ROM or F ROM or FASTROM c	ASTROM Code* code is assigned by STMicroelectronics. 1.S19 formatHex extension cannot be processed.	
Device Type/Memo	ry Size/Package (check only one option):	
ROM DEVICE:		4K
	[ ]ST72264G2 [ ]ST72262G2   [ ]ST72264G   [ ]ST72264G2 [ ]ST72262G2   [ ]ST72264G	61 []ST72262G1 []ST72260G1
FASTROM DEVICI	E:	4K
SO28: SDIP32: BGA6x6:	[]ST72P264G2 []ST72P262G2 []ST72P264  []ST72P264G2 []ST72P262G2 []ST72P264  []ST72P264G2	IG1 [ ]ST72P262G1 [ ]ST72P260G1 IG1 [ ]ST72P262G1 [ ]ST72P260G1
DIE FORM:		101
Conditioning (check o SO package Die form:	only one option, do not specify for DIP package):	[] Sawn wafer on sticky foil
Maximum character c	[] - 10°C to - [] - 40°C to - [] Tested at 2	D°C - 85°C (except BGA) - 85°C (except BGA)
Watchdog Reset on F Watchdog Selection: VD Reset	[] Software Activation [] Disabled [] Enabled:	ctivation Highest threshold Medium threshold Lowest threshold
Sector 0 Size: Readout Protection: Flash Write Protection External Interrupt: Clock Source Selection	[] 0.5K [] 1K [] Disabled [] Enabled [] Disabled [] Enabled (FA [] Port A&C on ei0 interrupt vector, Port B&C on: [] Resonator: [] VLP: Very Low [] LP: Low power [] MP: Medium po [] MS: Medium sp	[] 2K [] 4K (FASTROM only) ASTROM only) on ei1 (PA&C_PB) on ei1 (PA PB&C)
PLL <sup>1</sup> : Supply Operating Ra Notes:	[] Internal RC Oscillator <sup>1)</sup> [] External Clock [] Disabled [] Enabled nge in the application:	
Signature:		
portant note: Not all c ease download the la	L with the internal RC oscillator is not supported. configurations are available. See Table 28 on page 164 test version of this option list from: u > downloads > ST7 microcontrollers > Option	

57

### **15.3 DEVELOPMENT TOOLS**

STMicroelectronics offers a range of hardware and software development tools for the ST7 microcontroller family. Full details of tools available for the ST7 from third party manufacturers can be obtained from the STMicroelectronics Internet site: http://www.st.com.

Tools from these manufacturers include C compliers, evaluation tools, emulators and programmers.

#### Emulators

Two types of emulators are available from ST for the ST72260/262/264 family:

- ST7 DVP3 entry-level emulator offers a flexible and modular debugging and programming solution.
- ST7 EMU3 high-end emulator is delivered with everything (probes, TEB, adapters etc.) needed to start emulating the ST72260/262/264. To configure it to emulate other ST7 subfamily devices, the active probe for the ST7EMU3 can be changed and the ST7EMU3 probe is designed for easy interchange of TEBs (Target Emulation Board). See Table 29.

#### In-circuit Debugging Kit

Three configurations are available from ST:

 ST7F264-IND/USB: Low-cost In-Circuit Debugging kit from Softec Microsystems.

Table 29. STMicroelectronics Development Tools

Includes STX-InDART/USB board (USB port) and one specific evaluation board for ST72264 (package SDIP32)

- ST7F264-INDART: Low-cost In-Circuit Debugging kit from Softec Microsystems Includes STX-InDART/USB board (parallel port) and one specific evaluation board for ST72264 (package SDIP32)
- STxF-INDART/USB

#### **Flash Programming tools**

- ST7-STICK ST7 In-circuit Communication Kit, a complete software/hardware package for programming ST7 Flash devices. It connects to a host PC parallel port and to the target board or socket board via ST7 ICC connector.
- ICC Socket Boards provide an easy to use and flexible means of programming ST7 Flash devices. They can be connected to any tool that supports the ST7 ICC interface, such as ST7 EMU3, ST7-DVP3, inDART, ST7-STICK, or many third-party development tools.

#### **Evaluation boards**

One evaluation tool is available from ST:

ST7FOPTIONS-EVAL: ST7 Clock Security System evaluation board

		Programming			
Supported	ST7 DV	P3 Series	ST7 EM		
Products	Emulator	Connection kit	Emulator	Active Probe & T.E.B.	ICC Socket Board
ST7226xGx	ST7MDT10- DVP3 <sup>1)</sup>	ST7MDT10-32/DVP	ST7MDT10- EMU3 <sup>1)</sup>	ST7MDT10-TEB	ST7SB10-26x <sup>2)</sup>

#### Notes:

1. BGA adapter not available for ST7MDT10-DVP3 and ST7MDT10-EMU3 .

2. Add suffix /EU, /UK, /US for the power supply of your region.

#### 15.3.1 Related Documentation

AN 978: Key features of the STVD7 ST7 Visual Debug Package

AN 983: Key Features of the Cosmic ST7 C-Compiler Package

AN 988: Getting started with ST7 Assembly Tool chain

AN 989: Getting started with ST7 Hiware C Toolchain

AN1604: How to use ST7MDT1-TRAIN with ST72F264

### **15.3.2 PACKAGE/SOCKET FOOTPRINT PROPOSAL**

#### Table 30. Suggested List of SDIP32 Socket Types

Package / Probe		Adaptor / Socket Reference	Same Footprint	Socket Type
SDIP32 EMU PROBE	TEXTOOL	232-1291-00	х	Textool

#### Table 31. Suggested List of SO28 Socket Types

Package / Probe	Adaptor / Socket Reference	Same Footprint	Socket Type
SO28	YAMAICHI IC51-0282-334-1		Clamshell
EMU PROBE	Adapter from SO28 to SDIP32 footprint (delivered with emulator)	Х	SMD to SDIP
Fable 32. Suggest	ed LFBGA Socket Type		oduc
Package	Socket Reference	- V	

#### Table 32. Suggested LFBGA Socket Type

57

Package	Socket Reference
LFBGA 6 X6	ENPLAS OTB-36(144)-0.8-04
	le.
	SO
	005
	*(5)
	product(S)
	×0 `
	lete Prou
50	)*
005	

## **16 KNOWN LIMITATIONS**

#### **16.1 ALL FLASH AND ROM DEVICES**

#### 16.1.1 16-bit timer PWM Mode

In PWM mode, the first PWM pulse is missed after writing the value FFFCh in the OC12R register. In PWM mode, the first PWM pulse is missed after writing the value FFFCh in the OC1R register (OC1HR, OC1LR). It leads to either full or no PWM during a period, depending on the OLVL1 and OLVL2 settings.

## 16.1.2 Clearing active interrupts outside interrupt routine

When an active interrupt request occurs at the same time as the related flag or interrupt mask is being cleared, the CC register may be corrupted.

#### **Concurrent interrupt context**

The symptom does not occur when the interrupts are handled normally, i.e. when:

- The interrupt request is cleared (flag reset or interrupt mask) within its own interrupt routine
- The interrupt request is cleared (flag reset or interrupt mask) within any interrupt routine
- The interrupt request is cleared (flag reset or interrupt mask) in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Perform SIM and RIM operation before and after resetting an active interrupt request

Ex:

SIM

reset flag or interrupt mask RIM

#### Nested interrupt context

The symptom does not occur when the interrupts are handled normally, i.e. when:

- The interrupt request is cleared (flag reset or interrupt mask) within its own interrupt routine
- The interrupt request is cleared (flag reset or interrupt mask) within any interrupt routine with higher or identical priority level

 The interrupt request is cleared (flag reset or interrupt mask) in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

PUSH CC

SIM

reset flag or interrupt mask

POP CC

#### 16.1.3 I2C Multimaster

In multimaster configurations, if the ST7 I2C receives a START condition from another I2C master after the START bit is set in the I2CCR register and before the START condition is generated by the ST7 I2C, it may ignore the START condition from the other I2C master. In this case, the ST7 master will receive a NACK from the other device. On reception of the NACK, ST7 can send a re-start and Slave address to re-initiate communication

#### 16.1.4 Functional EMS

The functional EMS (Electro Magnetic Susceptibility) severity level/behaviour class is 2B as defined in application note AN1709.

Special care should be taken when designing the PCB layout and firmware (refer to application notes AN898, AN901 and AN1015) in sensitive applications (that use switches for instance). For more information refer to application note AN1637.

### **16.2 FLASH DEVICES ONLY**

#### 16.2.1 Execution of BTJX instruction

When testing the address \$FF with the "BTJT" or "BTJF" instructions, the CPU may perform an incorrect operation when the relative jump is negative and performs an address page change.

To avoid this issue, including when using a C compiler, it is recommended to never use address \$00FF as a variable (using the linker parameter for example).



## 16.2.2 I/O Port B and C configuration

When using an external quartz crystal or ceramic resonator, the  $f_{OSC2}$  clock may be disturbed because the device goes into reserved mode controlled by Port B and C.

This happens with either one of the following configurations:

PB1=0, PC2=1, PB3=0 while PLL option is both disabled and PC4 is toggling

PB1=0, PC2=1, PB3=0, PC4=1 while PLL option is enabled

This is detailed in the following table:

PLL	PB1	PC2	PB3	PC4	<b>Clock Disturbance</b>
				-	Max. 2 clock cycles
OFF	0	1	0	glin	lost at each rising or
				g	falling edge of PC4
ON	0	1	0	1	Max. 1 clock cycle
	0	I	0		lost out of every 16

As a consequence, for cycle-accurate operations, these configurations are prohibited in either input or output mode.

#### Workaround:

To avoid this occurring, it is recommended to connect one of these pins to GND (PC2 or PC4) or  $V_{DD}$  (PB1 or PB3).

#### 16.2.3 16-bit Timer PWM mode

After a write instruction to the OC*i*HR register, the output compare function is inhibited until the OC*i*LR register is also written.

#### 16.2.4 SPI Multimaster Mode

Multi master mode is not supported.

#### 16.2.5 Internal RC oscillator with LVD

If the LVD is disabled, the internal RC oscillator clock source cannot be used.

In ICP mode, new flash devices must be programmed with an external clock connected to the OSC1 pin or using a crystal or ceramic resonator. In the STVP7 programming tool software, select the "OPTIONS DISABLED" mode.

#### 16.2.6 External clock with PLL

The PLL option is not supported for use with external clock source.

## 16.2.7 Halt mode power consumption with ADC on

If the A/D converter is being used when Halt mode is entered, the power consumption in Halt Mode may exceed the maximum specified in the datasheet.

#### Workaround

Switch off the ADC by software (ADON=0) before executing a HALT instruction.

#### 16.2.8 Active Halt wake-up by external interrupt

External interrupts are not able to wake-up the MCU from Active Halt mode. The MCU can only exit from Active Halt mode by means of an MCC/ RTC interrupt or a reset.

#### Workaround

Use WAIT mode if external interrupt capability is required in low power mode.

#### 16.2.9 SCI Wrong Break duration

#### Description

A single break character is sent by setting and resetting the SBK bit in the SCICR2 register. In some cases, the break character may have a longer duration than expected:

- 20 bits instead of 10 bits if M=0

- 22 bits instead of 11 bits if M=1.

In the same way, as long as the SBK bit is set, break characters are sent to the TDO pin. This may lead to generate one break more than expected.

#### Occurrence

The occurrence of the problem is random and proportional to the baudrate. With a transmit frequency of 19200 baud (fCPU=8MHz and SCI-BRR=0xC9), the wrong break duration occurrence is around 1%.

#### Workaround

If this wrong duration is not compliant with the communication protocol in the application, software can request that an Idle line be generated before the break character. In this case, the break duration is always correct assuming the application is not doing anything between the idle and the break. This can be ensured by temporarily disabling interrupts.

The exact sequence is:

- Disable interrupts
- Reset and Set TE (IDLE request)
- Set and Reset SBK (Break Request)
- Re-enable interrupts

## 16.2.10 A/D converter accuracy for first conversion

When the ADC is enabled after being powered down (for example when waking up from HALT, ACTIVE-HALT or setting the ADON bit in the AD-CCSR register), the first conversion (8-bit or 10-

57

bit) accuracy does not meet the accuracy specified in the data sheet.

#### Workaround

In order to have the accuracy specified in the datasheet, the first conversion after a ADC switch-on has to be ignored.

#### 16.2.11 Negative injection impact on ADC accuracy

Injecting a negative current on an analog input end and a second pins significantly reduces the accuracy of the AD Converter. Whenever necessary, the negative injection should be prevented by the addition of a Schottky diode between the concerned I/Os and ground.

Injecting a negative current on digital input pins degrades ADC accuracy especially if performed on a pin close to ADC channel in use.

#### 16.2.12 ADC conversion spurious results

Spurious conversions occur with a rate lower than 50 per million. Such conversions happen when the measured voltage is just between 2 consecutive digital values.

#### Workaround

A software filter should be implemented to remove erratic conversion results whenever they may

## **17 REVISION HISTORY**

## Table 33. Revision History

57

Date	Rev.	Main changes
February-2005	2.0	Added "SMBus V1.1 Compliant" for I <sup>2</sup> C on page 1 Added one note in Section 6.4.1 on page 24 Added SMBus compatibility information in Section 11.6 on page 103 and at the end of Section 11.6.4.1 on page 105 Changed note 1 in Section 13.2 on page 127 Added note 3 in Section 13.3.2 on page 129 Changed I <sub>S</sub> value and note 3 in Section 13.8.1 on page 144 Added note in Figure 76 on page 144 Changed Figure 91 on page 151 and notes and added note 4 to Figure 92 on page 151 Added "LEAD-FREE PACKAGE INFORMATION" on page 161 Added ST72F264G2H6E in Table 28, "Supported Part Numbers," on page 164 Changed Section 15.3 on page 166 Changed "ST72264 ROM/FASTROM MICROCONTROLLER OPTION LIST (Last update: 15 January 2004)" on page 165
01-Jun-05	3	Added -40°C to +85°C operating range in "Device Summary" on first page for LFBGA package (lead-free LFBGA package) Added illegal opcode reset on page 1, and in Section 12.2.1 on page 123 Changed notes under Figure 91 on page 151 Changed Vt <sub>POR</sub> max. for ROM and note 3. Removed V <sub>HYS</sub> min and maxin Section 13.3.2 on page 129 Changed Reset V <sub>IL</sub> /V <sub>IH</sub> in Section 13.9 on page 150 Added ROM current consumption in Section 13.4.1 on page 131 Added Active HALT min.in Section 13.4.2 on page 133 Removed note under table in Section 13.7.2 on page 142 Changed note on PB0/PB1 to apply to Flash only in Section 13.2 on page 127 and Section 13.8 on page 144 Added V <sub>DD</sub> range for ADC operation, f <sub>ADC</sub> min , conversion time and accuracy for ROM devices in Section 13.12 on page 157. Added 16-bit timer PWM Section 16.2.3 on page 169 Added SCI wrong break duration Section 16.2.9 on page 169 Moved errata sheet to Section 16 on page 168 and updated section for ROM and Flash devices
065	2/6	310

Notes:

dete dis beir air Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners © 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

47/

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics:

<u>ST72F262G2M6</u> <u>ST72F262G2B5</u> <u>ST72F262G1M6</u> <u>ST72F264G1M6</u> <u>ST72F262G2B6</u> <u>ST72F262G2B6</u> <u>ST72F262G1B6</u> ST72F260G1B5