


1 General information

The STA516BE is a second generation, high performance, integrated stereo digital amplifier power stage with improved protection system. It is capable of driving a 6 W bridge tied load (BTL) at up to 250 W per channel with very low noise at the output, low THD+N and low idle power dissipation.

The STA516BE is available in PowerSO-36 slug up package.

The package contains a heat slug that is located on the top side of the device for convenient thermal coupling to the heatsink.

2 Pin description

Figure 1. Pin out (top view)

Table 1. Pin function

Pin	Name	Type	Description
1	GND_SUB	PWR	Substrate ground
2, 3	OUT2B	O	Output half bridge 2B
4	VCC2B	PWR	Positive supply
5	GND2B	PWR	Negative supply
6	GND2A	PWR	Negative supply
7	VCC2A	PWR	Positive supply
8, 9	OUT2A	O	Output half bridge 2A
10, 11	OUT1B	O	Output half bridge 1B
12	VCC1B	PWR	Positive supply
13	GND1B	PWR	Negative supply
14	GND1A	PWR	Negative supply
15	VCC1A	PWR	Positive supply
16, 17	OUT1A	O	Output half bridge 1A
18	N.C.	-	No internal connection
19	GND_CLEAN	PWR	Logical ground
20	GND_REG	PWR	Ground for regulator V_{DD}
21, 22	VDD	PWR	5-V regulator referred to ground
23	VL	PWR	High logical state setting voltage, V_L

Pin	Name	Type	Description
24	CONFIG	I	Configuration pin: 0: normal operation 1: bridges in parallel (OUT1A = OUT1B, OUT2A = OUT2B (if IN1A = IN1B, IN2A = IN2B))
25	PWRDN	I	Standby pin: 0: low-power mode 1: normal operation
26	TRISTATE	I	Hi-Z pin: 0: all power amplifier outputs in high impedance state 1: normal operation
27	FAULT	O	Fault pin advisor (open-drain device, needs pull-up resistor): 0: fault detected (short circuit or thermal, for example) 1: normal operation
28	TH_WARN	O	Thermal warning advisor (open-drain device, needs pull-up resistor): 0: temperature of the IC >130 °C 1: normal operation
29	IN1A	I	Input of half bridge 1A
30	IN1B	I	Input of half bridge 1B
31	IN2A	I	Input of half bridge 2A
32	IN2B	I	Input of half bridge 2B
33, 34	VSS	PWR	5-V regulator referred to +V _{CC}
35, 36	VCC_SIGN	PWR	Signal positive supply

3 Electrical characteristics

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC_MAX}	DC supply voltage (pins 4, 7, 12, 15)	65	V
V_{max}	Maximum voltage on pins 23 to 32	5.5	V
T_{j_MAX}	Operating junction temperature	0 to 150	°C
T_{stg}	Storage temperature	-40 to 150	°C

Caution: Stresses beyond those listed under “Absolute maximum ratings” make cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “Recommended operating condition” are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. In the real application, power supply with nominal value rated inside recommended operating conditions, may experience some rising beyond the maximum operating condition for short time when no or very low current is sinked (amplifier in mute state). In this case the reliability of the device is guaranteed, provided that the absolute maximum rating is not exceeded.

Table 3. Thermal data

Symbol	Parameter	Min.	Typ.	Max.	Unit
T_{j_case}	Thermal resistance junction to case (thermal pad)	-	1	2.5	°C/W
T_{warn}	Thermal warning temperature	-	130	-	°C
T_{jSD}	Thermal shut-down junction temperature	-	150	-	°C
t_{hSD}	Thermal shut-down hysteresis	-	25	-	°C

Table 4. Recommended operating conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply voltage for pins PVCCA, PVCCB	10	-	60	V
T_{amb}	Ambient operating temperature	0	-	90	°C

Unless otherwise stated, the test conditions for [Table 5. Electrical characteristics](#) below are $V_L = 3.3\text{ V}$, $V_{CC} = 50\text{ V}$ and $T_{amb} = 25\text{ °C}$

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
R_{dsON}	Power P-channel/N-channel MOSFET R_{dsON}	$I_{dd} = 1\text{ A}$	-	190	240	mΩ
I_{dss}	Power P-channel/N-channel leakage I_{dss}	-	-	-	50	μA
g_N	Power P-channel R_{dsON} matching	$I_{dd} = 1\text{ A}$	95	-	-	%
g_P	Power N-channel R_{dsON} matching	$I_{dd} = 1\text{ A}$	95	-	-	%
Dt_s	Low current dead time (static)	see Figure 2. Test circuit	-	10	20	ns
Dt_d	High current dead time (dynamic)	$L = 22\text{ μH}$, $C = 470\text{ nF}$, $R_L = 8\text{ Ω}$, $I_{dd} = 4.5\text{ A}$ see Figure 3. Current dead-time test circuit	-	-	50	ns
$t_{d ON}$	Turn-on delay time	Resistive load	-	-	100	ns
$t_{d OFF}$	Turn-off delay time	Resistive load	-	-	100	ns
t_r	Rise time	Resistive load see Figure 2. Test circuit	-	-	25	ns
t_f	Fall time	Resistive load see Figure 2. Test circuit	-	-	25	ns
$V_{IN-High}$	High level input voltage	-	-	-	$V_L / 2 + 300\text{ mV}$	V
V_{IN-Low}	Low level input voltage	-	$V_L / 2 - 300\text{ mV}$	-	-	V
I_{IN-H}	High level input current	$V_{IN} = V_L$	-	1	-	μA
I_{IN-L}	Low level input current	$V_{IN} = 0.3\text{ V}$	-	1	-	μA
$I_{PWRDN-H}$	High level PWRDN pin input current	$V_L = 3.3\text{ V}$	-	35	-	μA
V_{Low}	Low logical state voltage (pins PWRDN, TRISTATE) (see Table 6. Threshold switching voltage variation with voltage on pin VL)	$V_L = 3.3\text{ V}$	0.8	-	-	V
V_{High}	High logical state voltage (pins PWRDN, TRISTATE) (see Table 6. Threshold switching voltage variation with voltage on pin VL)	$V_L = 3.3\text{ V}$	-	-	1.7	V
$I_{VCC.PWRDN}$	Supply current from V_{CC} in power down	$V_{PWRDN} = 0\text{ V}$	-	-	2.4	mA

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{FAULT}	Output current on pins FAULT, TH_WARN with fault condition	$V_{\text{pin}} = 3.3 \text{ V}$	-	1	-	mA
$I_{\text{VCC-HIZ}}$	Supply current from V_{CC} in tristate	$V_{\text{TRISTATE}} = 0 \text{ V}$	-	22	-	mA
I_{VCC}	Supply current from V_{CC} in operation, both channels switching)	Input pulse width = 50% duty, switching frequency = 384 kHz, no LC filters	-	70	-	mA
I_{OCP}	Overcurrent protection threshold I_{sc} (short-circuit current limit) ⁽¹⁾	-	8.5	9.5	11	A
V_{UVP}	Undervoltage protection threshold	-	-	7	-	V
V_{OVP}	Overvoltage protection threshold	-	61	62.5	-	V
$t_{\text{pw_min}}$	Output minimum pulse width	No load	50	-	110	ns

1. See specific application note number: AN1994

Table 6. Threshold switching voltage variation with voltage on pin VL

Voltage on pin VL, V_{L}	$V_{\text{LOW max.}}$	$V_{\text{HIGH min.}}$	Unit
2.7	1.05	1.65	V
3.3	1.4	1.95	V
5.0	2.2	2.8	V

Table 7. Logic truth table

Pin TRISTATE	Inputs as per Figure 3. Current dead-time test circuit		Transistors as per Figure 3. Current dead-time test circuit				Output mode
	INxA	INxB	Q1	Q2	Q3	Q4	
0	x	x	Off	Off	Off	Off	Hi Z
1	0	0	Off	Off	On	On	Dump
1	0	1	Off	On	On	Off	Negative
1	1	0	On	Off	Off	On	Positive
1	1	1	On	On	Off	Off	Not used

3.1 Test circuits

Figure 2. Test circuit





Figure 3. Current dead-time test circuit



Duty cycle A and B: Fixed to have DC output current of 4.5A in the direction shown in figure

D004U1162


4 Power supply and control sequencing

To guarantee correct operation and reliability, the recommended power-on sequence as given below should be followed:

- Apply V_{CC} and V_L , in any order, keeping PWRDN low in this phase
- Release PWRDN from low to high, keeping TRISTATE low (until V_{DD} and V_{SS} are stable)
- Release TRISTATE from low to high

Always maintain PWM inputs $IN_{xy} < V_L$.


Figure 4. Power-ON sequence



V_{CC} should be turned on before V_L . This prevents uncontrolled current flowing through the internal protection diode connected between V_L (logic supply) and V_{CC} (high power supply), which could result in damage to the device.

PWRDN must be released after V_L is switched on. An input signal can then be sent to the power stage.

Figure 5. Power-OFF sequence



5 Technical information

The STA516BE is a dual channel H-bridge that is able to deliver 200 W per channel (into $R_L = 6 \Omega$ with $THD = 10\%$ and $V_{CC} = 51 V$) of audio output power very efficiently. It operates in conjunction with a pulse-width modulator driver such as the STA321 or STA309A.

The STA516BE converts ternary, phase-shift or binary-controlled PWM signals into audio power at the load. It includes a logic interface, integrated bridge drivers, high efficiency MOSFET outputs and thermal and short-circuit protection circuitry.

In differential mode (ternary, phase-shift or binary differential), two logic level signals per channel are used to control high-speed MOSFET switches to connect the speaker load to the input supply or to ground in a bridge configuration, according to the damped ternary modulation operation.

In binary mode, both full bridge and half bridge modes are supported. The STA516BE includes overcurrent and thermal protection as well as an undervoltage lockout with automatic recovery. A thermal warning status is also provided.

Figure 6. Block diagram of full-bridge FFX[®] or binary mode





Figure 7. Block diagram of binary half-bridge mode



5.1 Logic interface and decode

The STA516BE power outputs are controlled using one or two logic-level timing signals. In order to provide a proper logic interface, the VL input must operate at the same voltage as the FFX control logic supply.

5.2 Protection circuitry

The STA516BE includes protection circuitry for overcurrent and thermal overload conditions. A thermal warning pin (THWARN, pin 28, open drain MOSFET) is activated low when the IC temperature exceeds 130 °C, just in advance of thermal shutdown. When a fault condition is detected an internal fault signal immediately disables the output power MOSFETs, placing both H-bridges in a high-impedance state. At the same time the opendrain MOSFET of pin FAULT (pin 27) is switched on.

There are two possible modes subsequent to activating a fault.

- **Shutdown mode:** with pins FAULT (with pull-up resistor) and TRISTATE separate, an activated fault disables the device, signaling a low at pin FAULT output.
- The device may subsequently be reset to normal operation by toggling pin TRISTATE from high to low to high using an external logic signal.
- **Automatic recovery mode:** This is shown in the applications circuits below where pins FAULT and TRISTATE are connected together to a timeconstant circuit (R59 and C58).
- An activated fault forces a reset on pin TRISTATE causing normal operation to resume following a delay determined by the time constant of the circuit.
- If the fault condition persists, the circuit operation repeats until the fault condition is cleared.
- An increase in the time constant of the circuit produces a longer recovery interval. Care must be taken in the overall system design not to exceed the protection thresholds under normal operation.

5.3 Power outputs

The STA516BE power and output pins are duplicated to provide a low-impedance path for the device bridged outputs. All duplicate power, ground and output pins must be connected for proper operation.

The PWRDN or TRISTATE pin should be used to set all power MOSFETs to the highimpedance state during power-up until the logic power supply, V_L , has settled.

5.4 Parallel output / high current operation

When using the FFX mode output, the STA516BE outputs can be connected in parallel in order to increase the output current capability to a load. In this configuration the STA516BE can provide up to 240 W into a 3 Ω load.

This mode of operation is enabled with the pin CONFIG (pin 24) connected to pin VDD. The inputs are joined so that IN1A = IN1B, IN2A = IN2B and similarly the outputs OUT1A = OUT1B, OUT2A = OUT2B as shown in Figure 8. Typical audio application circuit (dual BTL).

5.5 Output filtering

A passive 2nd-order filter is used on the STA516BE power outputs to reconstruct the analog audio signal. System performance can be significantly affected by the output filter design and choice of passive components. A filter design for 6 or 8 Ω loads is shown in the application circuit of Figure 8. Typical audio application circuit (dual BTL), and for 3 or 4 Ω loads in Figure 9. Typical Mono-BTL (PBTL) configuration and Figure 10. Typical quad half-bridge configuration (Quad Single Ended).

6 Audio application circuits

Figure 8. Typical audio application circuit (dual BTL) shows a stereo-BTL configuration capable of giving 210 W per channel into a 6 Ω load at 10% THD with $V_{CC} = 52$ V. This result was obtained using the STA309A+STA516B demo board.





Figure 9. Typical Mono-BTL (PBTL) configuration below shows a single-BTL configuration capable of giving 400 W into a 3 Ω load at 10% THD with $V_{CC} = 52$ V. STA516BE can also drive 2 Ω speakers as single-BTL configuration, to provide up to 280 W per channel at 10% THD with $V_{CC} = 37$ V.

Figure 10. Typical quad half-bridge configuration (Quad Single Ended) below shows a quad-SE configuration capable of giving 110 W into a 3 Ω load at 10% THD with $V_{CC} = 54$ V. STA516BE can also drive 2 Ω speakers as quad-SE configuration, to provide up to 80 W per channel at 10% THD with $V_{CC} = 38$ V.


All results were obtained using the STA309A+STA516B demo board. Note that a PWM modulator as driver is required to feed the STA516BE.

Figure 9. Typical Mono-BTL (PBTL) configuration



D044U1545

Figure 10. Typical quad half-bridge configuration (Quad Single Ended)



D034U1474

For more information, refer to the application note AN1994.

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.





7.1 PowerSO-36 exposed pad up package information
Figure 11. PowerSO-36 exposed pad up outline drawing
BOTTOM VIEW

TOP VIEW


Figure 12. PowerSO-36 section A-A and B-B package outline

Table 8. PowerSO-36 package mechanical data

Symbol	mm		
	Min.	Typ.	Max.
θ	0°		8°
$\theta 1$	5°		10°
$\theta 2$	0°		
A			3.41
A1	0.30		0.40
A2	3.10	3.14	3.18
A3		0.2	
A4	0.80		1.00
b	0.22		0.41
b1	0.22		0.38
c	0.23		0.32
c1	0.23	0.25	0.29

Symbol	mm		
	Min.	Typ.	Max.
D	15.90 BSC		
D1	VARIATIONS		
D2			1.00
D3		5.00	
e	0.65 BSC		
E	14.20 BSC		
E1	11.00 BSC		
E2	VARIATIONS		
E3			2.90
h			1.10
L	0.80		1.10
L1	1.60 REF		
L2	0.35 BSC		
N	36		
R	0.20		
R1	0.20		
s	0.25		

Table 9. Tolerance of form and position

Symbol	Databook
aaa	0.10
bbb	0.30
ccc	0.075
ddd	0.25
eee	0.10
ggg	0.25
Note	1.2

Table 10. Variations

Symbol	Databook			Opt.
	Min.	Typ.	Max.	
D1	9.40		9.80	A
E2	5.80		6.20	

Revision history

Table 11. Document revision history

Date	Revision	Changes
02-Apr-2014	1	Initial release.
05-Jun-2020	2	Updated part number in device summary on the cover page.
16-Nov-2020	3	Updated Section 7.1 PowerSO-36 exposed pad up package information.

Contents

1	General information	2
2	Pin description	3
3	Electrical characteristics	5
3.1	Test circuits	8
4	Power supply and control sequencing	9
5	Technical information	11
5.1	Logic interface and decode	11
5.2	Protection circuitry	12
5.3	Power outputs	12
5.4	Parallel output / high current operation	12
5.5	Output filtering	12
6	Audio application circuits	13
7	Package information	15
7.1	DFN6 (3x3) package information	16
	Revision history	19

List of tables

Table 1.	Pin function	3
Table 2.	Absolute maximum ratings	5
Table 3.	Thermal data	5
Table 4.	Recommended operating conditions	5
Table 5.	Electrical characteristics	6
Table 6.	Threshold switching voltage variation with voltage on pin VL	7
Table 7.	Logic truth table	7
Table 8.	PowerSO-36 package mechanical data	17
Table 9.	Tolerance of form and position	18
Table 10.	Variations	18
Table 11.	Document revision history	19

List of figures

Figure 1.	Pin out (top view)	3
Figure 2.	Test circuit	8
Figure 3.	Current dead-time test circuit	8
Figure 4.	Power-ON sequence	9
Figure 5.	Power-OFF sequence	10
Figure 6.	Block diagram of full-bridge FFX [®] or binary mode	11
Figure 7.	Block diagram of binary half-bridge mode.	11
Figure 8.	Typical audio application circuit (dual BTL).	13
Figure 9.	Typical Mono-BTL (PBTL) configuration	14
Figure 10.	Typical quad half-bridge configuration (Quad Single Ended)	14
Figure 11.	PowerSO-36 exposed pad up outline drawing.	16
Figure 12.	PowerSO-36 section A-A and B-B package outline	17

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[STMicroelectronics:](#)

[STA516BETR](#)