



Contents

| Product Portfolio | 3 |
|--------------------------------|---|
| Pin Configurations | 3 |
| Maximum Ratings | |
| Operating Range | |
| Electrical Characteristics | |
| Capacitance | |
| Thermal Resistance | |
| AC Test Loads and Waveforms | 5 |
| Data Retention Characteristics | |
| Data Retention Waveform | |
| Switching Characteristics | |
| Switching Waveforms | |
| Truth Table | |

| Ordering information | 13 |
|---|----|
| Ordering Code Definitions | 13 |
| Package Diagrams | |
| Acronyms | 16 |
| Document Conventions | 16 |
| Units of Measure | 16 |
| Document History Page | 17 |
| Sales, Solutions, and Legal Information | 18 |
| Worldwide Sales and Design Support | 18 |
| Products | 18 |
| PSoC® Solutions | 18 |
| Cypress Developer Community | 18 |
| Technical Support | 18 |



Product Portfolio

| | Power Diss | | | | issipatio | tion | | | | | |
|------------|------------|---------------------------|--------------------|-----|--------------------------------------|---------------------------|-----|----------------------------------|-----|--------------------------------|--------|
| Product | Range | V _{CC} Range (V) | | (V) | Speed (ns) Operating I _{CC} | | | Operating I _{CC} , (mA) | | | I (υΔ) |
| Floudet | Range | | | | | f = 1 MHz | | f = 1 MHz f = f _{max} | | Standby, I _{SB2} (μA) | |
| | | Min | Typ ^[1] | Max | | Typ ^[1] | Max | Typ ^[1] | Max | Typ ^[1] | Max |
| CY62157ELL | Industrial | 4.5 | 5.0 | 5.5 | 45 | 1.8 | 3 | 18 | 25 | 2 | 8 |
| CY62157ELL | Automotive | 4.5 | 5.0 | 5.5 | 55 | 1.8 | 4 | 18 | 35 | 2 | 30 |

Pin Configurations

Figure 1. 44-pin TSOP II pinout [2, 3]

Top View





Figure 2. 48-ball VFBGA pinout [2] **Top View**



Notes

- 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- 2. NC pins are not connected on the die.
 3. The 44-pin TSOP II package has only one chip enable (CE) pin.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature-65 °C to + 150 °C Ambient Temperature with Power Applied –55 °C to + 125 °C Supply Voltage to Ground Potential-0.5 V to 6.0 V DC Voltage Applied to Outputs in High Z State ^[4, 5]–0.5 V to 6.0 V DC Input Voltage [4, 5]-0.5 V to 6.0 V

| Output Current into Outputs (LOW) | 20 mA |
|-----------------------------------|-----------|
| Static Discharge Voltage | > 2004 \/ |
| (MIL-STD-883, Method 3015) | > 2001 V |
| Latch up Current | > 200 mA |

Operating Range

| Device | Device Range | | V _{CC} ^[6] |
|------------|--------------|-------------------|---------------------------------------|
| CY62157ELL | Industrial | –40 °C to +85 °C | 4.5 V to 5.5 V |
| | Automotive | –40 °C to +125 °C | |

Electrical Characteristics

Over the Operating Range

| Douguestau | Description | Tast Ca | Took Conditions | | | 45 ns (Industrial) | | | 55 ns (Automotive) | | |
|---------------------------------|--|------------------------------|---|------------|---------------------------|-----------------------|------|---------------------------|-----------------------|------|--|
| Parameter | Description | lest Co | Test Conditions | | Typ ^[7] | Max | Min | Typ ^[7] | Max | Unit | |
| V _{OH} | Output HIGH | V _{CC} = 4.5 V | I _{OH} = -1 mA | 2.4 | _ | _ | 2.4 | _ | _ | V | |
| | Voltage | V _{CC} = 5.5 V | $I_{OH} = -0.1 \text{ mA}$ | _ | _ | 3.4 ^[8] | - | _ | 3.4 ^[8] | | |
| V _{OL} | Output LOW Voltage | I _{OL} = 2.1 mA | | _ | _ | 0.4 | - | _ | 0.4 | V | |
| V _{IH} | Input HIGH Voltage | V _{CC} = 4.5 V to 5 | 5 V | 2.2 | _ | V _{CC} + 0.5 | 2.2 | _ | V _{CC} + 0.5 | V | |
| V _{IL} | Input LOW Voltage | V _{CC} = 4.5 V to 5 | 5 V | -0.5 | _ | 0.8 | -0.5 | _ | 0.8 | V | |
| I _{IX} | Input Leakage Current | $GND \leq V_I \leq V_CC$ | – 1 | _ | +1 | -4 | _ | +4 | μА | | |
| I _{OZ} | Output Leakage Current | $GND \le V_O \le V_{CO}$ | , Output Disabled | – 1 | _ | +1 | -4 | _ | +4 | μА | |
| I _{CC} | V _{CC} Operating | $f = f_{max} = 1/t_{RC}$ | $V_{CC} = V_{CC(max)}$ | - | 18 | 25 | - | 18 | 35 | mA | |
| | Supply Current | f = 1 MHz | I _{OUT} = 0 mÅ CMOS levels | _ | 1.8 | 3 | _ | 1.8 | 4 | | |
| I _{SB1} ^[9] | Automatic CE Power Down Current – CMOS Inputs | | - | 2 | 8 | ı | 2 | 30 | μА | | |
| I _{SB2} ^[9] | Automatic CE Power Down Current – CMOS Inputs | | \overline{V} or $CE_2 \le 0.2 \text{ V}$ \overline{E}) ≥ $V_{CC} - 0.2 \text{ V}$, V or $V_{IN} \le 0.2 \text{ V}$, (max) | _ | 2 | 8 | - | 2 | 30 | μА | |

Notes

- Notes
 V_{IL.(min)} = -2.0 V for pulse durations less than 20 ns for I < 30 mA.
 V_{IH.(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Please note that the maximum V_{OH} limit doesnot exceed minimum CMOS V_{IH} of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V_{IH} of 3.5V, please refer to Application Note ANG081 for technical details and options you may consider.
- 9. Chip enables (CE₁ and CE₂) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


| Parameter [10] | Description | Test Conditions | Max | Unit |
|------------------|--------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$ | 10 | pF |
| C _{OUT} | Output capacitance | | 10 | pF |

Thermal Resistance

| Parameter [10] | Description | Test Conditions | 44-pin TSOP II | 48-ball VFBGA | Unit |
|-------------------|---------------------------------------|--|----------------|---------------|------|
| $\Theta_{\sf JA}$ | | Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board | 77 | 72 | °C/W |
| $\Theta_{\sf JC}$ | Thermal resistance (junction to case) | | 13 | 8.86 | °C/W |

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms



| Parameters | Values | Unit |
|-----------------|--------|------|
| R1 | 1800 | Ω |
| R2 | 990 | Ω |
| R _{TH} | 639 | Ω |
| V _{TH} | 1.77 | V |

Note
10. Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions | Min | Typ [11] | Max | Unit | |
|-----------------------------------|---|--|---------------|----------|-----|------|----|
| V_{DR} | V _{CC} for Data Retention | | | 2 | _ | _ | V |
| I _{CCDR} ^[12] | Data Retention Current | $V_{CC} = 2 \text{ V}, \overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or}$ $CE_2 \le 0.2 \text{ V or}$ | Industrial | _ | _ | 8 | μА |
| | | $CE_2 \le 0.2 \text{ V or} \ (BHE \text{ and } BLE) \ge V_{CC} - 0.2 \text{ V}, \ V_{IN} \ge V_{CC} - 0.2 \text{ V}$ | Automotive | _ | - | 30 | |
| t _{CDR} [13] | Chip Deselect to Data Retention Time | | | 0 | _ | - | ns |
| t _R ^[14] | Operation Recovery Time | | CY62157ELL-45 | 45 | _ | _ | ns |
| | | | CY62157ELL-55 | 55 | _ | - | |

Data Retention Waveform

Figure 4. Data Retention Waveform [15]



^{11.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

12. Chip enables (CE₁ and CE₂) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

13. Tested initially and after any design or process changes that may affect these parameters.

14. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

15. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range

| Parameter [16, 17] | Description. | 45 ns (lı | ndustrial) | 55 ns (Au | I I mit | |
|-----------------------------|--|-----------|------------|-----------|---------|------|
| Parameter | Description | Min | Max | Min | Max | Unit |
| Read Cycle | | | | ! | ! | |
| t _{RC} | Read Cycle Time | 45 | _ | 55 | _ | ns |
| t _{AA} | Address to Data Valid | _ | 45 | _ | 55 | ns |
| t _{OHA} | Data Hold from Address Change | 10 | - | 10 | _ | ns |
| t _{ACE} | CE ₁ LOW and CE ₂ HIGH to Data Valid | _ | 45 | _ | 55 | ns |
| t _{DOE} | OE LOW to Data Valid | _ | 22 | _ | 25 | ns |
| t _{LZOE} | OE LOW to Low Z ^[18] | 5 | - | 5 | _ | ns |
| t _{HZOE} | OE HIGH to High Z ^[18, 19] | _ | 18 | _ | 20 | ns |
| t _{LZCE} | CE ₁ LOW and CE ₂ HIGH to Low Z ^[18] | 10 | _ | 10 | _ | ns |
| t _{HZCE} | CE ₁ HIGH and CE ₂ LOW to High Z ^[18, 19] | _ | 18 | _ | 20 | ns |
| t _{PU} | CE ₁ LOW and CE ₂ HIGH to Power Up | 0 | _ | 0 | _ | ns |
| t _{PD} | CE ₁ HIGH and CE ₂ LOW to Power Down | _ | 45 | _ | 55 | ns |
| t _{DBE} | BLE/BHE LOW to Data Valid | _ | 45 | _ | 55 | ns |
| t _{LZBE} | BLE/BHE LOW to Low Z ^[18] | 10 | _ | 10 | _ | ns |
| t _{HZBE} | BLE/BHE HIGH to High Z ^[18, 19] | _ | 18 | _ | 20 | ns |
| Write Cycle ^[20] | | | | • | • | |
| t _{WC} | Write Cycle Time | 45 | _ | 55 | _ | ns |
| t _{SCE} | CE ₁ LOW and CE ₂ HIGH to Write End | 35 | _ | 40 | _ | ns |
| t _{AW} | Address Setup to Write End | 35 | _ | 40 | _ | ns |
| t _{HA} | Address Hold from Write End | 0 | _ | 0 | _ | ns |
| t _{SA} | Address Setup to Write Start | 0 | _ | 0 | _ | ns |
| t _{PWE} | WE Pulse Width | 35 | _ | 40 | _ | ns |
| t _{BW} | BLE/BHE LOW to Write End | 35 | _ | 40 | _ | ns |
| t _{SD} | Data Setup to Write End | 25 | _ | 25 | _ | ns |
| t _{HD} | Data Hold from Write End | 0 | - | 0 | - | ns |
| t _{HZWE} | WE LOW to High Z ^[18, 19] | _ | 18 | _ | 20 | ns |
| t _{LZWE} | WE HIGH to Low Z ^[18] | 10 | - | 10 | _ | ns |

 ^{16.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the AC Test Loads and Waveforms on page 5.
 17. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix her bears in production. which the fix has been in production.

^{18.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZCE}, t_{HZCE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.

19. t_{HZCE}, t_{HZCE}, t_{HZCE}, t_{HZEE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

20. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE, BLE, or both = V_{IL}, and CE₂ = V_{IH}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [21, 22]





Figure 6. Read Cycle No. 2 (OE Controlled) [22, 23]




^{21.} The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{|L}$, \overline{BHE} , \overline{BLE} or both = $V_{|L}$, and $CE_2 = V_{|H}$. 22. \overline{WE} is HIGH for read cycle.

^{23.} Address valid before or similar to \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) $^{[24,\ 25,\ 26]}$



^{24.} The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE, BLE, or both = V_{IL}, and CE₂ = V_{IH}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{25.} Data I/O is high impedance if $\overline{OE} = V_{IH}$.


26. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

27. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) $^{[28,\ 29,\ 30]}$



Notes

^{28.} The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE, BLE, or both = V_{IL}, and CE₂ = V_{IH}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{29.} Data I/O is high impedance if $\overline{OE} = V_{IH}$.

30. If \overline{CE}_1 goes HIGH and \overline{CE}_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

^{31.} During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW) [32]





Figure 10. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [32]



Notes

32. If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ = V_{IH} , the output remains in a high impedance state.

33. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

| CE ₁ | CE ₂ | WE | OE | BHE | BLE | Inputs/Outputs | Mode | Power |
|-----------------|-------------------|----|----|-----|-----|--|---------------------|----------------------------|
| Н | X ^[34] | Х | Х | Х | Х | High Z | Deselect/Power Down | Standby (I _{SB}) |
| $X^{[34]}$ | L | Χ | Х | Х | Х | High Z | Deselect/Power Down | Standby (I _{SB}) |
| $X^{[34]}$ | X ^[34] | Χ | Х | Н | Н | High Z | Deselect/Power Down | Standby (I _{SB}) |
| L | Н | Н | L | L | L | Data Out (I/O ₀ -I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Н | L | Н | L | Data Out (I/O ₀ -I/O ₇); High Z (I/O ₈ -I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Η | L | L | Н | High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Ι | Н | L | Н | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Η | Н | Н | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | Η | Н | L | L | High Z | Output Disabled | Active (I _{CC}) |
| L | Н | L | Х | L | L | Data In (I/O ₀ –I/O ₁₅) | Write | Active (I _{CC}) |
| L | Н | L | Х | Н | L | Data In (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅) | Write | Active (I _{CC}) |
| L | Н | L | Х | L | Н | High Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅) | Write | Active (I _{CC}) |

Note

^{34.} The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|-------------------|--------------------|-------------------------------|--------------------|
| 45 | CY62157ELL-45ZSXI | 51-85087 | 44-pin TSOP Type II (Pb-free) | Industrial |
| 55 | CY62157ELL-55ZSXE | 51-85087 | 44-pin TSOP Type II (Pb-free) | Automotive |
| | CY62157ELL-55BVXE | 51-85150 | 48-ball VFBGA (Pb-free) | |

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions






Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:


PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Package Diagrams (continued)

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087





Acronyms

| Acronym | Description | | | |
|---------|---|--|--|--|
| CE | Chip Enable | | | |
| CMOS | Complementary Metal Oxide Semiconductor | | | |
| I/O | Input/Output | | | |
| ŌĒ | Output Enable | | | |
| RAM | Random Access Memory | | | |
| SRAM | Static Random Access Memory | | | |
| TTL | Transistor-Transistor Logic | | | |
| TSOP | Thin Small Outline Package | | | |
| VFBGA | Very Fine-Pitch Ball Grid Array | | | |
| WE | Write Enable | | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | | |
|--------|-----------------|--|--|--|
| °C | degree Celsius | | | |
| MHz | megahertz | | | |
| μΑ | microampere | | | |
| μs | microsecond | | | |
| mA | milliampere | | | |
| mm | millimeter | | | |
| ns | nanosecond | | | |
| Ω | ohm | | | |
| % | percent | | | |
| pF | picofarad | | | |
| V | volt | | | |
| W | watt | | | |



Document History Page

| ocument Title: CY62157E MoBL [®] , 8-Mbit (512 K × 16) Static RAM ocument Number: 38-05695 | | | | | |
|--|---------|------------|--------------------|---|--|
| Rev. | ECN No. | Issue Date | Orig. of Change | Description of Change | |
| ** | 291273 | See ECN | PCI | New data sheet. | |
| *A | 457689 | See ECN | NXR | Added Automotive Product Removed Industrial Product Removed 35 ns and 45 ns speed bins Removed "L" bin Updated AC Test Loads table Corrected t _R in Data Retention Characteristics from 100 µs to t _{RC} ns Updated the Ordering Information and replaced the Package Name colum with Package Diagram | |
| *B | 467033 | See ECN | NXR | Added Industrial Product (Final Information) Removed 48 ball VFBGA package and its relevant information Changed the $I_{CC(typ)}$ value of Automotive from 2 mA to 1.8 mA for f = 1MHz Changed the $I_{SB2(typ)}$ value of Automotive from 5 μ A to 1.8 μ A Modified footnote #4 to include current limit Updated the Ordering Information table | |
| *C | 569114 | See ECN | VKN | Added 48 ball VFBGA package Updated Logic Block Diagram Added footnote #3 Updated the Ordering Information table | |
| *D | 925501 | See ECN | VKN | Added footnote #9 related to I _{SB2} and I _{CCDR} Added footnote #14 related AC timing parameters | |
| *E | 1045801 | See ECN | VKN | Converted Automotive specs from preliminary to final | |
| *F | 2934396 | 06/03/10 | VKN | Added footnote #23 related to chip enable Updated package diagrams Updated template. | |
| *G | 3110053 | 12/14/2010 | PRAS | Changed Table Footnotes to Footnotes. Added Ordering Code Definitions. | |
| *H | 3269641 | 05/30/2011 | RAME | Removed the note "For best practice recommendations, please refer to the Cypress application note AN1064, SRAM System Guidelines." and its reference in Functional Description. Updated Electrical Characteristics. Updated Data Retention Characteristics. Added Acronyms and Units of Measure. Updated in new template. | |
| * | 4013958 | 06/05/2013 | MEMJ | Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition " $V_{CC} = 5.5 \text{ V}$, $I_{OH} = -0.1 \text{ mA}$ " for V_{OH} parameter and added maximum value corresponding to that Test Condition. Added Note 8 and referred the same note in maximum value for V_{OH} parameter corresponding to Test Condition " $V_{CC} = 5.5 \text{ V}$, $I_{OH} = -0.1 \text{ mA}$ ". Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *H. spec 51-85087 – Changed revision from *C to *E. | |
| *J | 4102449 | 08/22/2013 | VINI | Updated Switching Characteristics: Updated Note 17. Updated in new template. | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05695 Rev. *J

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor:

CY62157ELL-45ZSXIT CY62157ELL-55BVXET CY62157ELL-55ZSXET