ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground	0.3V to +6.0V
Operating Temperature Range (Noncondensing)	
Storage Temperature Range	55°C to +125°C
Lead Temperature (soldering, 10s)	+260°C
Soldering Temperature (reflow)	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

μSOP

	Junction-to-Ambient Thermal Resistance (θ _{JA})	206.3°C/W
	Junction-to-Case Thermal Resistance (θ _{JC})	42°C/W
SO	(100)	
	Junction-to-Ambient Thermal Resistance (θ _{JA})	73°C/W
	Junction-to-Case Thermal Resistance (θ_{JC})	23°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

RECOMMENDED DC OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \text{ (Note 2)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		DS1339-2	1.8	2.0	5.5	
Supply Voltage	V _{cc}	DS1339-3	2.7	3.0	5.5	V
		DS1339-33	2.97	3.3	5.5	
Backup Supply Voltage	V _{BACKUP}		1.3	3.0	3.7	V
Logic 1	V _{IH}		0.7 x V _{CC}		V _{CC} + 0.3	V
Logic 0	V _{IL}		-0.3		+0.3 x V _{CC}	V
		DS1339-2	1.58	1.70	1.80	
Power-Fail Voltage	V_{PF}	DS1339-3	2.45	2.59	2.70	V
		DS1339-33	2.70	2.85	2.97	

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = MIN \text{ to MAX}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C.}) \text{ (Note 2)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Leakage	ILI	(Note 3)			1	μΑ
I/O Leakage	I _{LO}	(Note 4)			1	μΑ
Logic 0 Out $V_{OL} = 0.4V$; $V_{CC} > V_{CC}$ MIN (-3, -33); $V_{CC} \ge 2.0V$ (-2)	I _{OL}	(Note 4)			3	mA
Logic 0 Out $V_{OL} = 0.2 (V_{CC});$ $1.8V < V_{CC} < 2.0V (DS1339-2)$	I _{OL}	(Note 4)			3	mA
Logic 0 Out $V_{OL} = 0.2 (V_{CC});$ $1.3V < V_{CC} < 1.8V (DS1339-2)$	I _{OL}	(Note 4)			250	μА
V _{CC} Active Current	I _{CCA}	(Note 5)			450	μΑ
		-2: V _{CC} = 2.2V		60	100	
V _{CC} Standby Current (Note 6)	I _{ccs}	-3: V _{CC} = 3.3V		80	150	μΑ
		-33: V _{CC} = 5.5V			200	
Trickle-Charger Resistor Register 10h = A5h, V _{CC} = Typ, V _{BACKUP} = 0V	R1	(Note 7)		250		Ω
Trickle-Charger Resistor Register 10h = A6h, V _{CC} = Typ, V _{BACKUP} = 0V	R2			2000		Ω
Trickle-Charger Resistor Register 10h = A7h, V_{CC} = Typ, V_{BACKUP} = 0V	R3			4000		Ω
V _{BACKUP} Leakage Current	I _{BKLKG}			25	100	nA

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.) \text{ (Note 2)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V_{BACKUP} Current $\overline{EOSC} = 0$, SQW Off	I _{BKOSC}	(Note 8)		400	700	nA
V_{BACKUP} Current $\overline{EOSC} = 0$, SQW On	I _{BKSQW}	(Note 8)		600	1000	nA
V _{BACKUP} Current EOSC = 1	I _{BKDR}			10	100	nA

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = MIN \text{ to MAX}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C.}) \text{ (Note 9)}$

PARAMETER	SYMBOL	CONDITION	MIN TYP	MAX	UNITS
201.01.1.5	,	Fast mode	100	400	
SCL Clock Frequency	f _{SCL}	Standard mode		100	kHz
Bus Free Time Between a STOP	4	Fast mode	1.3		
and START Condition	t _{BUF}	Standard mode	4.7		μS
Hold Time (Repeated) START		Fast mode	0.6		
Condition (Note 10)	t _{HD:STA}	Standard mode	4.0		μS
LOW Paried of SCI Clock	4	Fast mode	1.3		
LOW Period of SCL Clock	t _{LOW}	Standard mode	4.7		μS
LUCI Devied of CCI Clock		Fast mode	0.6		
HIGH Period of SCL Clock	t _{HIGH}	Standard mode	4.0		μS
Setup Time for a Repeated	t _{SU:STA}	Fast mode	0.6		
START Condition		Standard mode	4.7		μS
Data Hald Time (Nates 44, 42)	t _{HD:DAT}	Fast mode	0	0.9	_
Data Hold Time (Notes 11, 12)		Standard mode	0		μS
Data Satura Time (Note 12)	t _{SU:DAT}	Fast mode	100		no
Data Setup Time (Note 13)		Standard mode	250		ns
Rise Time of Both SDA and SCL	+	Fast mode	20 + 0.1C _B	300	nc
Signals (Note 14)	t _R	Standard mode	20 + 0.1C _B	1000	ns
Fall Time of Both SDA and SCL	+_	Fast mode	20 + 0.1C _B	300	ns
Signals (Note 14)	t _F	Standard mode	20 + 0.1C _B	300	115
Setup Time for STOP Condition	4	Fast mode	0.6		
Setup Time for STOP Condition	t _{su:sto}	Standard mode	4.0		μS
Capacitive Load for Each Bus Line (Note 14)				400	pF
I/O Capacitance (SDA, SCL)	C _{I/O}	(Note 9)		10	pF
Oscillator Stop Flag (OSF) Delay t _{OSF}		(Note 15)	100		ms

POWER-UP/DOWN CHARACTERISTICS

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \text{ (Note 2, } Figure 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Recovery at Power-Up	t _{REC}	(Note 16)			2	ms
V _{CC} Fall Time; V _{PF(MAX)} to V _{PF(MIN)}	t _{VCCF}		300			μS
V _{CC} Rise Time; V _{PF(MIN)} to V _{PF(MAX)}	t _{VCCR}		0			μS

WARNING: Under no circumstances are negative undershoots, of any amplitude, allowed when device is in battery-backup mode.

Note 2: Limits at -40°C are guaranteed by design and are not production tested.

Note 3: SCL only.

Note 4: SDA and SQW/INT.

Note 5: I_{CCA} —SCL at f_{SC} max, $V_{IL} = 0.0V$, $V_{IH} = V_{CC}$, trickle charger disabled.

Note 6: Specified with the I^2C bus inactive, $V_{II} = 0.0V$, $V_{IH} = V_{CC}$, trickle charger disabled.

Note 7: V_{CC} must be less than 3.63V if the 250 Ω resistor is selected.

Note 8: Using recommended crystal on X1 and X2.

Note 9: Guaranteed by design; not production tested.

Note 10: After this period, the first clock pulse is generated.

Note 11: A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V_{IHMIN} of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 12: The maximum t_{HD:DAT} need only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.

Note 13: A fast-mode device can be used in a standard-mode system, but the requirement t_{SU:DAT} ≥ to 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{R(MAX)} + t_{SU:DAT} = 1000 + 250 = 1250ns before the SCL line is released.

Note 14: C_B—total capacitance of one bus line in pF.

Note 15: The parameter t_{OSF} is the period of time the oscillator must be stopped for the OSF flag to be set over the voltage range of $0.0V \le V_{CC} \le V_{CCMAX}$ and $1.3V \le V_{BACKUP} \le 3.7V$.

Note 16: This delay applies only if the oscillator is running. If the oscillator is disabled or stopped, no power-up delay occurs.

Figure 1. Power-Up/Down Timing




Figure 2. Timing Diagram







Figure 3. Block Diagram





TYPICAL OPERATING CHARACTERISTICS

 $(V_{CC} = 3.3v, T_A = +25^{\circ}C, unless otherwise noted.)$










PIN DESCRIPTION

P	N	NAME	FUNCTION
μSOP	SO	NAIVIE	FUNCTION
1		X1	Connections for Standard 32.768kHz Quartz Crystal. The internal oscillator circuitry is designed for operation with a crystal having a specified load capacitance (C _L) of 6pF. An external 32.768kHz oscillator can also drive the DS1339. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 pin is left unconnected.
2	_	X2	For more information about crystal selection and crystal layout considerations, refer to Application Note 58: <i>Crystal Considerations with Dallas Real-Time Clocks</i> .
3	14	V _{BACKUP}	Secondary Power Supply. Supply voltage must be held between 1.3V and 3.7V for proper operation. This pin can be connected to a primary cell, such as a lithium button cell. Additionally, this pin can be connected to a rechargeable cell or a super cap when used in conjunction with the trickle-charge feature. Diodes should not be placed in series between the backup source and the V _{BACKUP} input, or improper operation will result. If a backup supply is not required, V _{BACKUP} must be grounded. UL recognized to ensure against reverse charging current when used with a lithium cell. For more information, visit www.maxim-ic.com/qa/info/ul .
4	15	GND	Ground. DC power is provided to the device on these pins.
5	16	SDA	Serial Data Input/Output. SDA is the input/output pin for the I ² C serial interface. The SDA pin is an open-drain output and requires an external pullup resistor. The pull up voltage may be up to 5.5V regardless of the voltage on V _{CC} .
6	1	SCL	Serial Clock Input. SCL is used to synchronize data movement on the I^2C serial interface. The pull up voltage may be up to 5.5V regardless of the voltage on V_{CC} .
7	2	SQW/ĪNT	Square-Wave/Interrupt Output. Programmable square-wave or interrupt output signal. The SQW/INT pin is an open-drain output and requires an external pullup resistor. The pull up voltage may be up to 5.5V regardless of the voltage on V _{CC} . If not used, this pin may be left unconnected.
8	3	V _{CC}	Primary Power Supply. When voltage is applied within normal limits, the device is fully accessible and data can be written and read. When a backup supply is connected and $V_{\rm CC}$ is below $V_{\rm PF}$, reads and writes are inhibited. The timekeeping and alarm functions operate when the device is powered by $V_{\rm CC}$ or $V_{\rm BACKUP}$.
	4–13	N.C.	No Connection. These pins are unused and must be connected to ground.

TYPICAL OPERATING CIRCUIT



DETAILED DESCRIPTION

The DS1339 serial real-time clock (RTC) is a low-power clock/date device with two programmable time-of-day alarms and a programmable square-wave output. Address and data are transferred serially through an I²C bus. The clock/date provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with AM/PM indicator. The DS1339 has a built-in power-sense circuit that detects power failures and automatically switches to the backup supply, maintaining time, date, and alarm operation.

OPERATION

The DS1339 operates as a slave device on the serial bus. Access is obtained by implementing a START condition and providing a device identification code followed by data. Subsequent registers can be accessed sequentially until a STOP condition is executed. The device is fully accessible and data can be written and read when V_{CC} is greater than V_{PF} . However, when V_{CC} falls below V_{PF} , the internal clock registers are blocked from any access. If V_{PF} is less than V_{BACKUP} , the device power is switched from V_{CC} to V_{BACKUP} when V_{CC} drops below V_{PF} . If V_{PF} is greater than V_{BACKUP} , the device power is switched from V_{CC} to V_{BACKUP} when V_{CC} drops below V_{BACKUP} . The registers are maintained from the V_{BACKUP} source until V_{CC} is returned to nominal levels. The block diagram in Figure 3 shows the main elements of the serial real-time clock.

POWER CONTROL

The power-control function is provided by a precise, temperature-compensated voltage reference and a comparator circuit that monitors the V_{CC} level. The device is fully accessible and data can be written and read when V_{CC} is greater than V_{PF} . However, when V_{CC} falls below V_{PF} , the internal clock registers are blocked from any access. If V_{PF} is less than V_{BACKUP} , the device power is switched from V_{CC} to V_{BACKUP} when V_{CC} drops below V_{BACKUP} . The registers are maintained from the V_{BACKUP} source until V_{CC} is returned to nominal levels (Table 1). After V_{CC} returns above V_{PF} , read and write access is allowed after t_{REC} (Figure 1). On the first application of power to the device the time and date registers are reset to 01/01/00 01 00:00:00 (MM/DD/YY DOW HH:MM:SS).

Table 1. Power Control

SUPPLY CONDITION	READ/WRITE ACCESS	POWERED BY
$V_{CC} < V_{PF}, V_{CC} < V_{BACKUP}$	No	V_{BACKUP}
$V_{CC} < V_{PF}, V_{CC} > V_{BACKUP}$	No	V_{CC}
$V_{CC} > V_{PF}, V_{CC} < V_{BACKUP}$	Yes	V _{CC}
$V_{CC} > V_{PF}, V_{CC} > V_{BACKUP}$	Yes	V _{CC}

OSCILLATOR CIRCUIT

The DS1339 uses an external 32.768kHz crystal. The oscillator circuit does not require any external resistors or capacitors to operate. Table 2 specifies several crystal parameters for the external crystal. Figure 3 shows a functional schematic of the oscillator circuit. The startup time is usually less than 1 second when using a crystal with the specified characteristics.

Table 2. Crystal Specifications*

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Nominal Frequency	f _O		32.768		kHz
Series Resistance	ESR			50	kΩ
Load Capacitance	C _L		6		pF

^{*}The crystal, traces, and crystal input pins should be isolated from RF generating signals. Refer to Application Note 58: Crystal Considerations for Dallas Real-Time Clocks for additional specifications.


CLOCK ACCURACY

The accuracy of the clock is dependent upon the accuracy of the crystal and the accuracy of the match between the capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. Additional error is added by crystal frequency drift caused by temperature shifts. External circuit noise coupled into the oscillator circuit may result in the clock running fast. Figure 4 shows a typical PC board layout for isolating the crystal and oscillator from noise. Refer to Application Note 58: Crystal Considerations with Dallas Real-Time Clocks for detailed information

DS1339C ONLY

The DS1339C integrates a standard 32,768Hz crystal in the package. Typical accuracy at nominal V_{CC} and +25°C is approximately 10ppm. Refer to *Application Note 58* for information about crystal accuracy vs. temperature.

Figure 4. Typical PC Board Layout for Crystal



ADDRESS MAP

Table 3 shows the address map for the DS1339 registers. During a multibyte access, when the address pointer reaches the end of the register space (10h), it wraps around to location 00h. On an I²C START, STOP, or address pointer incrementing to location 00h, the current time is transferred to a second set of registers. The time information is read from these secondary registers, while the clock may continue to run. This eliminates the need to re-read the registers in case of an update of the main registers during a read.

Table 3. Timekeeper Registers

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	FUNCTION	RANGE
00h	0		10 Second	S		Seconds			Seconds	00–59
01h	0		10 Minutes	3		Min	utes		Minutes	00–59
02h	0	12/24	AM/PM 20 Hour	10 Hour		Н	our		Hours	1–12 +AM/PM 00–23
03h	0	0	0	0	0		Day		Day	1–7
04h	0	0	10 [Date		Da	ate		Date	01–31
05h	Century	0	0	10 Month		Мо	onth		Month/ Century	01–12 + Century
06h		10`	Year			Ye	ear		Year	00–99
07h	A1M1		10 Second	S		Sec	onds		Alarm 1 Seconds	00–59
08h	A1M2		10 Minutes	3		Min	utes		Alarm 1 Minutes	00–59
09h	A1M3	12/24	AM/PM 20 Hour	10 Hour		Н	our		Alarm 1 Hours	1–12 + AM/PM 00–23
0Ah	A1M4	DY/DT	//DT 10 Date			Day,	Date		Alarm 1 Day, Alarm 1 Date	1-7, 1-31
0Bh	A2M2		10 Minutes	3	Minutes				Alarm 2 Minutes	00–59
0Ch	A2M3	12/24	AM/PM 20 Hour	10 Hour		Н	our		Alarm 2 Hours	1–12 + AM/PM 00–23
0Dh	A2M4	DY/DT	10 [Date	Day, Date			Alarm 2 Day, Alarm 2 Date	1–7, 1–31	
0Eh	EOSC	0	BBSQI	RS2	RS1	INTCN	A2IE	A1IE	Control	_
0Fh	OSF	0	0	0	0	0	A2F	A1F	Status	_
10h	TCS3	TCS2	TCS1	TCS0	DS1	DS0	ROUT1	ROUT0	Trickle Charger	_

Note: Unless otherwise specified, the state of the registers are not defined when power is first applied or when V_{CC} and V_{BACKUP} falls below the $V_{BACKUP(MIN)}$.

TIME AND DATE OPERATION

The time and date information is obtained by reading the appropriate register bytes. Table 3 shows the RTC registers. The time and date are set or initialized by writing the appropriate register bytes. The contents of the time and date registers are in the BCD format. The DS1339 can be run in either 12-hour or 24-hour mode. Bit 6 of the hours register is defined as the 12- or 24-hour mode-select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the $\overline{\rm AM}/\rm PM$ bit with logic high being PM. In the 24-hour mode, bit 5 is the 20-hour bit (20 to 23 hours). All hours values, including the alarms, must be re-entered whenever the $12/\overline{\rm 24}$ -hour mode bit is changed. The century bit (bit 7 of the month register) is toggled when the years register overflows from 99 to 00. The day-of-week register increments at midnight. Values that correspond to the day of week are user-defined, but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday and so on). Illogical time and date entries result in undefined operation.

When reading or writing the time and date registers, secondary (user) buffers are used to prevent errors when the internal registers update. When reading the time and date registers, the user buffers are synchronized to the internal registers on any START or STOP, and when the address pointer rolls over to zero. The countdown chain is reset whenever the seconds register is written. Write transfers occurs on the acknowledge pulse from the device. To avoid rollover issues, once the countdown chain is reset, the remaining time and date registers must be written within one second. If enabled, the 1Hz square-wave output transitions high 500ms after the seconds data transfer, provided the oscillator is already running.

ALARMS

The DS1339 contains two time of day/date alarms. Alarm 1 can be set by writing to registers 07h to 0Ah. Alarm 2 can be set by writing to registers 0Bh to 0Dh. The alarms can be programmed (by the Alarm Enable and INTCN bits of the Control Register) to activate the SQW/INT output on an alarm match condition. Bit 7 of each of the time of day/date alarm registers are mask bits (Table 4). When all the mask bits for each alarm are logic 0, an alarm only occurs when the values in the timekeeping registers 00h to 06h match the values stored in the time of day/date alarm registers. The alarms can also be programmed to repeat every second, minute, hour, day, or date. Table 4 shows the possible settings. Configurations not listed in the table result in illogical operation.

The DY/ \overline{DT} bits (bit 6 of the alarm day/date registers) control whether the alarm value stored in bits 0 to 5 of that register reflects the day of the week or the date of the month. If $\overline{DY}/\overline{DT}$ is written to a logic 0, the alarm is the result of a match with date of the month. If $\overline{DY}/\overline{DT}$ is written to a logic 1, the alarm is the result of a match with day of the week.

The device checks for an alarm match once per second. When the RTC register values match alarm register settings, the corresponding Alarm Flag 'A1F' or 'A2F' bit is set to logic 1. If the corresponding Alarm Interrupt Enable 'A1IE' or 'A2IE' is also set to logic 1 and the INTCN bit is set to logic 1, the alarm condition activates the SQW/ $\overline{\text{INT}}$) signal. If the BBSQI bit is set to 1, the $\overline{\text{INT}}$ output activates while the part is being powered by V_{BACKUP} . The alarm output remains active until the alarm flag is cleared by the user.

Table 4. Alarm Mask Bits

DY/DT	ALAF	RM 1 REGIS (Bi	TER MASK t 7)	BITS	ALARM RATE
	A1M4	A1M3	A1M2	A1M1	
X	1	1	1	1	Alarm once per second
Х	1	1	1	0	Alarm when seconds match
X	1	1	0	0	Alarm when minutes and seconds match
X	1	0	0	0	Alarm when hours, minutes, and seconds match
0	0	0	0	0	Alarm when date, hours, minutes, and seconds match
1	0	0	0	0	Alarm when day, hours, minutes, and seconds match

DY/DT	ALARM 2	REGISTER MA (Bit 7)	ASK BITS	ALARM RATE				
	A2M4	A2M4 A2M3						
X	1	1	1	Alarm once per minute (00 sec. of every min.)				
X	1	1	0	Alarm when minutes match				
X	1	0	0	Alarm when hours and minutes match				
0	0	0	0	Alarm when date, hours, and minutes match				
1	0	0	0	Alarm when day, hours, and minutes match				

SPECIAL-PURPOSE REGISTERS

The DS1339 has two additional registers (control and status) that control the RTC, alarms, and square-wave output.

CONTROL REGISTER (0Eh)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
EOSC	0	BBSQI	RS2	RS1	INTCN	A2IE	A1IE

Bit 7: Enable Oscillator (EOSC). This bit when set to logic 0 starts the oscillator. When this bit is set to a logic 1, the oscillator is stopped. This bit is enabled (logic 0) when power is first applied.

Bit 5: Battery-Backed Square-Wave and Interrupt Enable (BBSQI). This bit when set to a logic 1 enables the square wave or interrupt output when V_{CC} is absent and the DS1339 is being powered by the V_{BACKUP} pin. When BBSQI is a logic 0, the SQW/ $\overline{\text{INT}}$ pin goes high impedance when V_{CC} falls below the power-fail trip point. This bit is disabled (logic 0) when power is first applied.

Bits 4 and 3: Rate Select (RS2 and RS1). These bits control the frequency of the square-wave output when the square wave has been enabled. <u>Table 5</u> shows the square-wave frequencies that can be selected with the RS bits. These bits are both set to logic 1 (32kHz) when power is first applied.

Table 5. SQW/INT Output

INTCN	RS2	RS1	SQW/INT OUTPUT	A2IE	A1IE
0	0	0	1Hz	X	Χ
0	0	1	4.096kHz	X	Χ
0	1	0	8.192kHz	X	Χ
0	1	1	32.768kHz	X	Χ
1	Χ	Χ	A1F	0	1
1	Χ	Χ	A2F	1	0
1	Χ	Χ	A2F + A1F	1	1

Bit 2: Interrupt Control (INTCN). This bit controls the relationship between the two alarms and the interrupt output pins. When the INTCN bit is set to logic 1, a match between the timekeeping registers and the alarm 1 or alarm 2 registers activate the SQW/INT pin (provided that the alarm is enabled). When the INTCN bit is set to logic 0, a square wave is output on the SQW/INT pin. This bit is set to logic 0 when power is first applied.

Bit 1: Alarm 2 Interrupt Enable (A2IE). When set to a logic 1, this bit permits the Alarm 2 Flag (A2F) bit in the status register to assert SQW/INT (when INTCN = 1). When the A2IE bit is set to logic 0 or INTCN is set to logic 0, the A2F bit does not initiate an interrupt signal. The A2IE bit is disabled (logic 0) when power is first applied.

Bit 0: Alarm 1 Interrupt Enable (A1IE). When set to logic 1, this bit permits the Alarm 1 Flag (A1F) bit in the status register to assert SQW/INT (when INTCN = 1). When the A1IE bit is set to logic 0 or INTCN is set to logic 0, the A1F bit does not initiate an interrupt signal. The A1IE bit is disabled (logic 0) when power is first applied.

STATUS REGISTER (0Fh)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OSF	0	0	0	0	0	A2F	A1F

Bit 7: Oscillator Stop Flag (OSF). A logic 1 in this bit indicates that the oscillator either is stopped or was stopped for some period of time and may be used to judge the validity of the clock and date data. This bit is edge triggered and is set to logic 1 when the oscillator stops. The following are examples of conditions that can cause the OSF bit to be set:

- 1) The first time power is applied.
- 2) The voltage on both V_{CC} and V_{BACKUP} are insufficient to support oscillation.
- 3) The \overline{EOSC} bit is turned off.
- 4) External influences on the crystal (e.g., noise, leakage, etc.).

This bit remains at logic 1 until written to logic 0. This bit can only be written to a logic 0.

Bit 1: Alarm 2 Flag (A2F). A logic 1 in the Alarm 2 Flag bit indicates that the time matched the alarm 2 registers. If the A2IE bit is a logic 1 and the INTCN bit is set to a logic 1, the SQW/INT pin is also asserted. A2F is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.

Bit 0: Alarm 1 Flag (A1F). A logic 1 in the Alarm 1 Flag bit indicates that the time matched the alarm 1 registers. If the A1IE bit is a logic 1 and the INTCN bit is set to a logic 1, the SQW/INT pin is also asserted. A1F is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.

TRICKLE CHARGER REGISTER (10h)

The simplified schematic in Figure 5 shows the basic components of the trickle charger. The trickle-charge select (TCS) bits (bits 4 to 7) control the selection of the trickle charger. To prevent accidental enabling, only a pattern on 1010 enables the trickle charger. All other patterns disable the trickle charger. The trickle charger is disabled when power is first applied. The diode-select (DS) bits (bits 2 and 3) select whether or not a diode is connected between V_{CC} and V_{BACKUP} . The ROUT bits (bits 0 and 1) select the value of the resistor connected between V_{CC} and V_{BACKUP} . Table 6 shows the bit values.

Table 6. Trickle Charger Register (10h)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	FUNCTION
TCS3	TCS2	TCS1	TCS0	DS1	DS0	ROUT1	ROUT0	FUNCTION
Χ	Χ	Χ	Χ	0	0	Χ	Χ	Disabled
Χ	Χ	Χ	X	1	1	Χ	Χ	Disabled
Χ	Χ	Χ	X	Χ	Χ	0	0	Disabled
1	0	1	0	0	1	0	1	No diode, 250Ω resistor
1	0	1	0	1	0	0	1	One diode, 250Ω resistor
1	0	1	0	0	1	1	0	No diode, $2k\Omega$ resistor
1	0	1	0	1	0	1	0	One diode, $2k\Omega$ resistor
1	0	1	0	0	1	1	1	No diode, 4kΩ resistor
1	0	1	0	1	0	1	1	One diode, 4kΩ resistor
0	0	0	0	0	0	0	0	Initial power-up values

Warning: The ROUT value of 250 Ω must not be selected whenever V_{CC} is greater than 3.63V.

The user determines diode and resistor selection according to the maximum current desired for battery or super cap charging. The maximum charging current can be calculated as illustrated in the following example. Assume that a 3.3V system power supply is applied to V_{CC} and a super cap is connected to V_{BACKUP} . Also assume that the trickle charger has been enabled with a diode and resistor R2 between V_{CC} and V_{BACKUP} . The maximum current I_{MAX} would therefore be calculated as follows:

$$I_{MAX}$$
 = (3.3V - diode drop) / R2 \approx (3.3V - 0.7V) / 2k $\Omega \approx$ 1.3mA

As the super cap or battery charges, the voltage drop between V_{CC} and V_{BACKUP} decreases and therefore the charge current decreases.




Figure 5. Programmable Trickle Charger

I²C SERIAL DATA BUS

The DS1339 supports the I²C bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are referred to as slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS1339 operates as a slave on the I²C bus. Within the bus specifications, a standard mode (100kHz cycle rate) and a fast mode (400kHz cycle rate) are defined. The DS1339 works in both modes. Connections to the bus are made via the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined (Figure 6):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy: Both data and clock lines remain HIGH.

START data transfer: A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

STOP data transfer: A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.


Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.





Depending upon the state of the R/W bit, two types of data transfer are possible:

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first.
- 2) Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. This is followed by the slave transmitting a number of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released. Data is transferred with the most significant bit (MSB) first.

The DS1339 can operate in the following two modes:

1) Slave Receiver Mode (Write Mode): Serial data and clock are received through SDA and SCL. After each byte is received an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit (Figure 7). The slave address byte is the first byte received after the START condition is generated by the master. The slave address byte contains the 7-bit DS1339 address, which is 1101000, followed by the direction bit (R/W), which is 0 for a write. After receiving and decoding the slave address byte the slave outputs an acknowledge on the SDA line. After the DS1339 acknowledges the slave address + write bit, the master transmits a register address to the DS1339. This

sets the register pointer on the DS1339, with the DS1339 acknowledging the transfer. The master may then transmit zero or more bytes of data, with the DS1339 acknowledging each byte received. The address pointer increments after each data byte is transferred. The master generates a STOP condition to terminate the data write.

2) Slave Transmitter Mode (Read Mode): The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1339 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer (Figure 8). The slave address byte is the first byte received after the START condition is generated by the master. The slave address byte contains the 7-bit DS1339 address, which is 1101000, followed by the direction bit (R/W), which is 1 for a read. After receiving and decoding the slave address byte the slave outputs an acknowledge on the SDA line. The DS1339 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The address pointer is incremented after each byte is transferred. The DS1339 must receive a "not acknowledge" to end a read.

Figure 7. Data Write—Slave Receiver Mode

	<5	Slave Address>	<r∭></r∭>		<word (r<="" address="" th=""><th>1)></th><th><data(n)></data(n)></th><th></th><th><data(n+1)></data(n+1)></th><th></th><th></th><th><data(n+x)></data(n+x)></th><th></th><th></th></word>	1)>	<data(n)></data(n)>		<data(n+1)></data(n+1)>			<data(n+x)></data(n+x)>		
	S	1101000	0	Α	XXXXXXX	Α	XXXXXXX	Α	XXXXXXX	Α		XXXXXXX	Α	Р
Α	- Sta - Acl - Sto	knowledge (ACI	<)		Master to slave Slave to master			(X+1	DATA TRANSFER BYTES + ACKNO\	– –		E)		

Figure 8. Data Read (from Current Pointer Location)—Slave Transmitter Mode

<:	Slave Address>	ςR₩ >	<data(n)></data(n)>		<data(n+1)></data(n+1)>		<data(n+2)></data(n+2)>		<data(n+x)></data(n+x)>		
S	1101000	1 A	XXXXXXX	Α	XXXXXXX	Α	XXXXXXXX	Α]	XXXXXXX	Ā	Р
P - Sto	knowledge (ACI	•	Master to sla		NO	ΤΕ: Ι	DATA TRAN (X+1 BYTES + AC AST DATA BYTE IS	CKNOW	VLEDGE)	ζ	

Figure 9. Data Read (Write Pointer, Then Read)—Slave Receive and Transmit

	\$ \cute{																	
	S	110100	0	0 A	XXXXX	XX>	(A	Sr	110	100	00	1 A –	7					
<pre></pre>																		
Sr -	S - Start Sr - Repeated Start																	
P-8	A - Acknowledge (ACK) P - Stop A - Not Acknowledge (NACK) Master to slave DATA TRANSFERRED (X+1 BYTES + ACKNOWLEDGE) NOTE: LAST DATA BYTE IS FOLLOWED BY A NACK																	


HANDLING, PCB LAYOUT, AND ASSEMBLY


The DS1339C package contains a quartz tuning-fork crystal. Pick-and-place equipment may be used, but precautions should be taken to ensure that excessive shocks are avoided. Ultrasonic cleaning should be avoided to prevent damage to the crystal.

Avoid running signal traces under the package, unless a ground plane is placed between the package and the signal line. All N.C. (no connect) pins must be connected to ground.

Moisture-sensitive packages are shipped from the factory dry-packed. Handling instructions listed on the package label must be followed to prevent damage during reflow. Refer to the IPC/JEDEC J-STD-020B standard for moisture-sensitive device (MSD) classifications.

PIN CONFIGURATIONS





CHIP INFORMATION

PROCESS: CMOS

PACKAGE INFORMATION

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.		
8 μSOP	U8+1	<u>21-0036</u>	<u>90-0092</u>		
16 SO	W16#H2	<u>21-0042</u>	<u>90-0107</u>		

REVISION HISTORY

REVISION DATE	DESCRIPTION	PAGES CHANGED					
	Removed leaded part numbers from the Ordering Information table.	1					
	Removed the pullup resistor voltage spec from the <i>Recommended DC Operating Conditions</i> table and added it to the pin descriptions.	2, 8					
	Removed Note 7 from the I _{BKDR} specification in the <i>DC Electrical Characteristics</i> table.						
	Updated the block diagram (Figure 3) to show that SQW/INT is open drain.	6					
100108	Added the UL link to the V _{BACKUP} description in the <i>Pin Description</i> table.	8					
	Removed the duplicate Oscillator Circuit section.	9					
	Added the initial POR state for time and date registers in the <i>Power Control</i> section.	9					
	Changed the series resistance (ESR) value in Table 2 from $45k\Omega$ to $50k\Omega$.	10					
	Added the overbar to the "A" legend for NACK in Figure 8.	18					
	Updated the soldering temperature and added lead temperature information to the <i>Absolute Maximum Ratings</i> section; added the <i>Package Thermal Characteristics</i> section and updated the $\mu SOP \; \theta_{JA}$ and θ_{JC} numbers; changed the V_{CC} max numbers from 2.2V to 5.5V for DS1339-2 and 3.3V to 5.5V for DS1339-3 in the <i>Recommended DC Operating Conditions</i> table.	2					
4/11	Updated the I _{CCS} parameter in the <i>DC Electrical Characteristics</i> table.	3					
	Changed the 10 Hour bit to 20 Hour bit for 02h, 09h, and 0Ch in Table 1 and the <i>Time and Date Operation</i> section.	11, 12					
	Updated the <i>Handling, PCB Layout, and Assembly</i> section; removed the transistor count from the <i>Chip Information</i> section; added the land pattern numbers to the <i>Package Information</i> table.	19					
3/15	Updated Benefits and Features section	1					

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

DS1339C-2# DS1339C-3# DS1339C-33# DS1339C-33#T&R DS1339U-2+ DS1339U-2+T&R DS1339U-3+T&R
DS1339C-33 DS1339U-33 DS1339AU+T DS1339U-3+ DS1339U-3+ DS1339U-3+T&R