## Description

The IDT70P265/255/245 is a very low power 16K/8K/4K x 16 Dual-Port Static RAM. The IDT70P265/255/245 is designed to be used as a stand-alone 256/128/64K-bit Dual-Port SRAM.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{CS}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

## PinConfigurations<sup>(2,3)</sup>

## 70P265/255/245BY BY-100

## 100-Ball 0.5mm Pitch BGA Top View

	1	2	3	4	5	6	7	8	9	10	
А	A <sub>5R</sub>	A <sub>8R</sub>	A <sub>11R</sub>	$\overline{UB}_R$	V <sub>SS</sub>		I/O <sub>15R</sub>	I/O <sub>12R</sub>	I/O <sub>10R</sub>	$V_{SS}$	А
В	A <sub>3R</sub>	$A_{4R}$	A <sub>7R</sub>	A <sub>9R</sub>	$\overline{CS}_{R}$	$\overline{WE}_{R}$	$\overline{OE}_{R}$	V <sub>DDIOR</sub>	I/O <sub>9R</sub>	I/O <sub>6R</sub>	В
С	A <sub>0R</sub>	A <sub>1R</sub>	A <sub>2R</sub>	A <sub>6R</sub>	$\overline{LB}_{R}$	IRR <sub>1</sub> <sup>(1)</sup>	I/O <sub>14R</sub>	I/O <sub>11R</sub>	I/O <sub>7R</sub>	V <sub>SS</sub>	С
D	ODR <sub>4</sub>	ODR <sub>2</sub>	BUSY <sub>R</sub>	INT <sub>₿</sub>	A <sub>10R</sub>	A <sub>12R</sub> <sup>(3)</sup>	I/O <sub>13R</sub>	I/O <sub>8R</sub>	I/O <sub>5R</sub>	I/O <sub>2R</sub>	D
Е	V <sub>ss</sub>	DNU <sup>(4)</sup>	ODR₃	$\overline{INT}_{L}$	V <sub>ss</sub>	V <sub>SS</sub>	I/O <sub>4R</sub>	V <sub>DDIOR</sub>	I/O <sub>1R</sub>	$V_{SS}$	Е
F	SFEN	ODR <sub>1</sub>	BUSY∟	DNU <sup>(4)</sup>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>3R</sub>	I/O <sub>0R</sub>	I/O <sub>15L</sub>	V <sub>DDIOL</sub>	F
G	ODR₀	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	ŌĒ∟	I/O <sub>3L</sub>	I/O <sub>11L</sub>	I/O <sub>12L</sub>	I/O <sub>14L</sub>	I/O <sub>13L</sub>	G
н	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	ĹΒL	CS∟	I/O <sub>1L</sub>	V <sub>DDIOL</sub>	MSEL	DNU <sup>(4)</sup>	I/O <sub>10L</sub>	Н
J	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	IRR <sub>0</sub> <sup>(2)</sup>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>4L</sub>	I/O <sub>6L</sub>	I/O <sub>8L</sub>	I/O <sub>9L</sub>	J
K	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	DNU <sup>(4)</sup>	$\overline{UB}_{L}$	$\overline{\text{ADV}}_{\text{L}}$	$\overline{WE}_{L}$	I/O <sub>0L</sub>	I/O <sub>2L</sub>	I/O <sub>5L</sub>	I/O <sub>7L</sub>	К
	1	2	3	4	5	6	7	8	9	10	

7145 drw 02

NOTES:-1. This pin is A13R for IDT70P265.

2. This pin is DNU for IDT70P265.

This pin is DNU for IDT70P245.

4. DNU pins are "do not use". No trace or power component can be connected to these pins.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 27mW of power.

The IDT70P265/255/245 is packaged in a 100 ball 0.5mm-pitch Ball Grid Array. The package is a 1mm thick and designed to fit in wireless handset applications.

#### Pin Names

Left Port	Right Port	Description
CS∟	<b>CS</b> R	Chip Select (Input)
WEL	WER	Read/Write Enable (Input)
ŌĒL	ŌĒR	Output Enable (Input)
	Aor - A13r <sup>(1)</sup>	Address (Input)
MSEL <sup>(2)</sup>		Mode Select (Input)
VO0L - VO15L VO0R - VO15R		Address/Data (Input/Output)
ADVL	ADV <sub>R</sub> <sup>(3)</sup>	Address Latch Enable (Input)
UBL	UBR	Upper Byte Enable (Input)
LBL	LBR	Lower Byte Enable (Input)
ĪNTL	ĪNTR	Interrupt Flag (Output)
BUSYL	BUSYR	Busy Flag (Output)
SI	EN	Special Function Enable (Input)
IRR0	- IRR1 <sup>(4)</sup>	Input Read Register (Inputs)
ODR <sub>0</sub>	- ODR4	Output Drive Register (Outputs)
V	'DD	Core Power Supply (Input)
V	'SS	Ground (Input)
VD	DIOL	Left Port Power Supply (Input)
VD	DIOR	Right Port Power Supply (Input)
C	NU	Do Not Use

#### NOTES:

1. A13 - A0 for IDT70P265; A12 - A0 for IDT70P255; A11 - A0 for IDT70P245. 2. MSEL = 0 for Standard SRAM operation, MSEL = 1 for Address/Data Mux

(ADM) operation.

3.  $\dot{ADV_R}$  is only used when the right port is in ADM mode.

4. IRRo is DNU and IRR1 is A13R for 70P265.

## Truth Table I: ADM Interface Read/Write Control

		Inp	outs			Outputs	
ADV	<u>cs</u>	WE	ŌĒ	ŪB	ĽΒ	<b>I/O</b> 0 - <b>I/O</b> 15	Mode
Х	Н	Х	Х	х	х	High-Z	Deselected/Power Down
Х	Х	х	Н	х	х	High-Z	Output Disable
Х	Х	Х	Х	Н	Н	High-Z	Upper and Lower Bytes Deselected
Pulse	L	Н	L	L	L	DATAOUT (I/O0 - I/O15)	Read Upper and Lower Bytes
Pulse	L	Н	L	Н	L	DATAout (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Read Lower Byte Only
Pulse	L	Н	L	L	Н	High-Z (I/O0 - I/O7) DATAout (I/O8 - I/O15)	Read Upper Byte Only
Pulse	L	L	Х	L	L	DATAIN (I/O0 - I/O15)	Write Upper and Lower Bytes
Pulse	L	L	х	н	L	DATAIN (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Write Lower Byte Only
Pulse	L	L	х	L	Н	High-Z (I/O0 - I/O7) DATAIN (I/O8 - I/O15)	Write Upper Byte Only

7145 tbl 02a

## Truth Table II: Standard SRAM Interface Read/Write Control

		Inputs			Outputs	
CS	WE	ŌĒ	ŪB	LB	<b>I/O</b> 0 - <b>I/O</b> 15	Mode
Н	Х	Х	Х	Х	High-Z	Deselected/Power Down
х	Х	Н	Х	Х	High-Z	Output Disable
х	Х	х	Н	Н	High-Z	Upper and Lower Bytes Deselected
L	Н	L	L	L	DATAOUT (I/O0 - I/O15)	Read Upper and Lower Bytes
L	Н	L	Н	L	DATAout (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Read Lower Byte Only
L	Н	L	L	Н	High-Z (I/O0 - I/O7) DATAout (I/O8 - I/O15)	Read Upper Byte Only
L	L	Х	L	L	DATAIN (1/O0 - 1/O15)	Write Upper and Lower Bytes
L	L	х	Н	L	DATAIN (I/O0 - I/O7) High-Z (I/O8 - I/O15)	Write Lower Byte Only
L	L	х	L	Н	High-Z (I/O₀ - I/O⁊) DATAı∖ (I/Oଃ - I/O15)	Write Upper Byte Only

7145 tbl 02b

#### Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDDIOX +0.5	V
TBIAS <sup>(3)</sup>	Temperature Under Bias	-55 to +125	°C
Тѕтҫ	Storage Temperature	-65 to +150	°C
ЛЛ	Junction Temperature	+150	°C
Ιουτ	DC Output Current	20	mA

#### NOTES:

7145 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed VDDIOX + 0.5V for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period over VTERM = VDDIOX + 0.5V.

3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

#### Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	9	рF
Соит	Output Capacitance	Vout = 3dV	10	pF
				7145 tbl 05

NOTES:

1. This parameter is determined by device characterization but is not production tested.

 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

#### Industrial Temperature Range

# $Maximum Operating Temperature and Supply Voltage^{(1)}$

Grade	Ambient Temperature	GND	Vdd
Industrial	-40°C to +85°C	0V	1.8V <u>+</u> 100mV 2.5V <u>+</u> 100mV 3.0V <u>+</u> 300mV
			7145 tbl 04

NOTE :

1. This is the parameter TA. This is the "instant on" case temperature.

## DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range(VDD = 1.8V)

					70P265/ Ind'l		
Symbol	Parameter	P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Unit
	Output High Voltage (Іон = -100 µA)	1.8V (a	ny port)	VDDIO - 0.2	_	_	v
	Output High Voltage (Iон = -2 mA)	2.5V (a	ny port)	2.0	_	_	V
Vон	Output High Voltage (Iон = -2 mA)	3.0V (a	ny port)	2.1	_	_	V
	Output Low Voltage (Io∟ = 100 µA)	1.8V (a	ny port)		_	0.2	V
	Output Low Voltage (IoL = 2 mA)	2.5V (a	ny port)		_	0.4	v
Vol	Output Low Voltage (IoL = 2 mA)	3.0V (a	ny port)		_	0.4	v
		1.8V (a	ny port)		_	0.2	v
		2.5V (a	ny port)		_	0.2	v
VOL ODR	ODR Output Low Voltage (IoL = 8 mA)	3.0V (a	ny port)		_	0.2	v
		1.8V (a	ny port)	1.2	_	VDDIO + 0.2	v
		2.5V (a	ny port)	1.7	_	VDDIO+ 0.3	V
Viн	Input High Voltage	3.0V (a	ny port)	2.0	_	VDDIO + 0.2	v
		1.8V (a	ny port)	-0.2	_	0.4	V
		2.5V (a	ny port)	-0.3	_	0.6	v
VIL	Input Low Voltage	3.0V (a	ny port)	-0.2	_	0.7	v
		1.8V	1.8V	-1	_	1	
		2.5V	2.5V	-1		1	
loz	Output Leakage Current	3.0V	3.0V	-1		1	μA
		1.8V	1.8V	-1	_	1	]
	ODR Output Leakage Current	2.5V	2.5V	-1		1	1
ICEX ODR	Vout = Vodio	3.0V	3.0V	-1	_	1	μA
		1.8V	1.8V	-1		1	1
		2.5V	2.5V	-1		1	1
lix	Input Leakage Current	3.0V	3.0V	-1		1	μA

7145 tbl 06

#### DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range(VDD = 2.5V)

						/255/245 Only	
Symbol	Parameter	P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Unit
	Output High Voltage (Iон = -2 mA)	2.5V (a	ny port)	2.0	—		V
Vон	Output High Voltage (Iон = -2 mA)	3.0V (a	ny port)	2.1	—		V
	Output Low Voltage (Io∟ = 2 mA)	2.5V (a	ny port)	_		0.4	V
Vol	Output Low Voltage (Io∟ = 2 mA)	3.0V (a	ny port)	_		0.4	V
		2.5V (a	ny port)			0.2	V
	ODR Output Low Voltage (Io∟ = 8 mA)	3.0V (a	ny port)			0.2	V
		2.5V (a	ny port)	1.7		VDDIO+ 0.3	V
Vін	Input High Voltage	3.0V (a	ny port)	2.0		VDDIO + 0.2	V
		2.5V (a	ny port)	-0.3		0.6	V
VIL	Input Low Voltage	3.0V (a	ny port)	-0.2		0.7	V
		2.5V	2.5V	-1		1	
loz	Output Leakage Current	3.0V	3.0V	-1		1	μA
		2.5V	2.5V	-1		1	
ICEX ODR	ODR Output Leakage Current Vout = VDDIO	3.0V	3.0V	-1		1	μA
		2.5V	2.5V	-1	—	1	
lix	Input Leakage Current	3.0V	3.0V	-1		1	μA

7145 tbl 07

# DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range( $V_{DD} = 3.0V$ )

					70P265/2 Ind'l (		
Symbol	Parameter	P1 I/O Voltage	P2 I/O Voltage	Min.	Тур.	Max.	Unit
Vон	Output High Voltage (Iон = -2 mA)	3.0V (a	ny port)	2.1	_		V
Vol	Output Low Voltage (IoL = 2 mA)	3.0V (a	ny port)	_		0.4	V
Vol ODR	ODR Output Low Voltage (IoL = 8 mA)	3.0V (a	ny port)		_	0.2	V
Vін	Input High Voltage	3.0V (a	ny port)	2.0	_	VDDIO + 0.2	V
Vı∟	Input Low Voltage	3.0V (a	ny port)	-0.2	_	0.7	V
loz	Output Leakage Current	3.0V	3.0V	-1		1	μA
ICEX ODR	ODR Output Leakage Current Vout = VDDIO	3.0V	3.0V	-1	_	1	μA
lix	Input Leakage Current	3.0V	3.0V	-1		1	μA

7145 tbl 08

# DC Electrical Characteristics Over the Operating and Temperature and Supply Voltage Range


					70P265/ Ind'l			
				65	ns	90	ns	
Symbol	Parameter	Test Condition (1)	VDD	Тур.	Мах.	Тур.	Max.	Un
			1.8V	25	40	15	25	
			2.5V	39	55	28	40	1
IDD	Dynamic Operating Current	VDD = MAX, IOUT = 0mA	3.0V	49	70	42	60	m
		$\overline{CS}_{P}$ and $\overline{CS}_{P}$ . Maple	1.8V	2	6	2	6	
		$\overline{CS}_R$ and $\overline{CS}_L \ge V_{DDIO} - 0.2V$ , MSEL $\le 0.2V$ or $\ge 0.2V$	2.5V	6	8	6	8	1
ISB1	Standby Current (Both Ports Inactive)	Vddio - 0.2V, f = fmax	3.0V	7	10	7	10	μ
			1.8V	8.5	18	8.5	14	
			2.5V	21	30	18	25	1
ISB2	Standby Current (One Port Active, One Port Inactive)	$\overline{\text{CS}}_{\text{R}} \text{ or } \overline{\text{CS}}_{\text{L}} \ge \text{V}_{\text{DDIO}} - 0.2\text{V},$ f = fmax	3.0V	28	40	25	35	m
		$\overline{CS}_{R}$ and $\overline{CS}_{L} \ge V_{DDIO}$ -	1.8V	2	6	2	6	
	Full Standby Current (Both	0.2V, MSEL < 0.2V or >	2.5V	4	6	4	6	1
ISB3	Ports Inactive - CMOS Level Inputs)	$ \begin{array}{l} V_{DDIO} - 0.2V, \\ f = 0 \end{array} $	3.0V	6	8	6	8	μ
			1.8V	8.5	18	8.5	14	
	Standby Current (One Port		2.5V	21	30	18	25	1
ISB4	Active, One Port Inactive - CMOS Level Inputs)	$\overline{\text{CS}}_{\text{L}}$ or $\overline{\text{CS}}_{\text{R}} \ge \text{VDDIO} - 0.2\text{V}$ , f = fmax	3.0V	28	40	25	35	m

#### NOTE :

1. fMAX = 1/tRC = All inputs cycling at f = 1/tRC (except output enable). f=0 means no address or control lines change. This applied only to inputs at CMOS level standby IsB3.


Low Power 16K/8K/4K x 16 Dual-Port Static RAM					
AC Test Conditions					
Input Pulse Levels	GND to 3.0V/GND to 2.5V/GND to 1.8V				
Input Rise/Fall Times	3ns Max.				
Input Timing Reference Levels	1.5V/1.25V/0.9V				
Output Reference Levels	1.5V/1.25V/0.9V				
Output Load	Figure 1				
	7145 tbl 10				

IDT70P265/255/245L




	3.0V/2.5V	1.8V
R1	1022Ω	13500Ω
R2	729Ω	10800Ω
		7145 tbl 11

7145 drw 03



Timing of Power-Up Power-Down



7145 drw 04

Industrial Temperature Range

### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

•						
		65	ns	90	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
ADM Po	rt Read Cycle <sup>(2)</sup>					
trc	Read Cycle Time	65		90		ns
tacc1	Random Access ADV Low to Data Valid	—	65		90	ns
tacc2	Random Access Address to Data Valid		65		90	ns
tacc3	Random Access $\overline{CS}$ to Data Valid		65		90	ns
tavda	Random Access ADV High to Data Valid		35		50	ns
tavd	ADV Low Pulse	7		20		ns
tavds	Address Set-up to ADV Rising Edge	7		20		ns
tavdh	Address Hold from $\overline{\text{ADV}}$ Rising Edge	3		5		ns
tcss	CS Set-up to ADV Rising Edge	7		10		ns
toe	OE Low to Data Valid	—	35	_	50	ns
tlzoe <sup>(3)</sup>	OE Low to I/O Low-Z	3		5		ns
thzoe <sup>(3)</sup>	OE High to I/O High-Z	—	15		25	ns
tHZCS <sup>(3)</sup>	CS High to I/O High-Z		15		25	ns
<b>t</b> DBE	UB/LB Low to I/O Valid		35		50	ns
tlzbe <sup>(3)</sup>	UB/LB Low to I/O Low-Z	3		5		ns
thzbe <sup>(3)</sup>	UB/LB High to I/O High-Z	—	15		25	ns
tavoe	ADV High to OE Low	0		0		ns
tPU	Chip Enable to Power Up Time	0		0		ns
tPD	Chip Disable to Power Down Time	—	65		90	ns
Standard	Port Read Cycle <sup>(4)</sup>	•				•
trc	Read Cycle Time	40		60		ns
taa	Address to Data Valid	—	40		60	ns
tона	Output Hold from Address Change	5		5		ns
tacs	CS to Data Valid		40		60	ns
<b>t</b> DOE	OE Low to Data Valid		25		35	ns
tlzoe <sup>(3)</sup>	OE Low to Data Low-Z	5		5		ns
thzoe <sup>(3)</sup>	OE High to Data High-Z	—	10	-	30	ns
tLZCS <sup>(3)</sup>	CS Low to Data Low-Z	5	—	5	—	ns
tHZCS <sup>(3)</sup>	CS Low to Data High-Z	—	10		30	ns
tlzbe <sup>(3)</sup>	UB/LB Low to Data Low-Z	5		5	—	ns
thzbe <sup>(3)</sup>	UB/LB High to Data High-Z		10		30	ns
tabe	UB/LB Access Time	—	40		60	ns

7145 tbl 12b


NOTES: 1. VDD = 1.8V

2. ADM port timing applies to left ADM port and right port configured to ADM mode.


3. This parameter is guaranteed by design and is not tested.

4. Standard SRAM port timing applies to right port configured to standard SRAM mode.

## ADM Port Read Cycle (Either Port Access, WE High)



## Standard Port Read Cycle (Right Port Access, WE High)



#### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

			70P265	/255/245		
		65	ns	90		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
ADM Poi	rt Write Cycle <sup>(2)</sup>					
twc	Write Cycle Time	65		90		ns
tscs	CS Low to Write End	65		90		ns
tavd	ADV Low Pulse	7		20		ns
tavds	Address Set-up to ADV Rising Edge	7		20		ns
tavdh	Address Hold from $\overline{\text{ADV}}$ Rising Edge	3		5		ns
tcss	$\overline{\text{CS}}$ Set-up to $\overline{\text{ADV}}$ Rising Edge	7		10		ns
twrl	WE Pulse Width	28		45		ns
tвw	UB/LB Low to Write End	28		45		ns
tsp	Data Set-up to Write End	20		30		ns
thd	Data Hold from Write End	0		0		ns
tlzwe <sup>(3)</sup>	WE High to I/O Low-Z	0		0		ns
tavwe	ADV High to WE Low	0		0		ns
twodr	Write End to ODR Valid		40		60	ns
Standard	Port Write Cycle <sup>(4)</sup>		-			
twc	Write Cycle Time	40		60		ns
tscs	CS Low to Write End	30		50		ns
taw	Address Valid to Write End	30		50		ns
tha	Address Hold to Write End	0		0		ns
tsa	Address Set-up to Write Start	0		0		ns
twrl	Write Pulse Width	25		45		ns
tsd	Data Set-up to Write End	20		30		ns
thd	Data Hold from Write End	0		0		ns
tHZWE <sup>(3)</sup>	WE Low to Data High-Z		15		25	ns
tlzwe <sup>(3)</sup>	WE High to Data Low-Z	0		0		ns
twodr	Write End to ODR Valid		40		60	ns


NOTES: 1. VDD = 1.8V

2. ADM port timing applies to left ADM port and right port configured to ADM mode.


3. This parameter is guaranteed by design and is not tested.

4. Standard SRAM port timing applies to right port configured to standard SRAM mode.


# ADM Port Write Cycle (Either Port Access, **WE** Controlled, **OE** High)




ADM Port Write Cycle (Either Port Access, CS Controlled, OE High)



## Standard Port Write Cycle (Right Port Access, WE Controlled)



Standard Port Write Cycle (Right Port Access, **CS** Controlled)



#### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>


		65	ns	90	ns	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Arbitratio	on Timing					
tbla	BUSY Low from Address Match		30	_	50	ns
tвна	BUSY High from Address Match		30	_	50	ns
<b>t</b> BLC	BUSY Low from CS Low		30		50	ns
tвнс	BUSY High from CS High		30		50	ns
tps <sup>(2)</sup>	Port Set-up Priority	5		5		ns
tBDD	BUSY High to Data Valid		30		50	ns
twdd	Write Pulse to Data Delay		55		85	ns
todd	Write Data Valid to Read Data Valid		45		70	ns
						7145 tbl 1

#### NOTES:


1. VDD = 1.8V.

2. Add 2 ns to this parameter if VDD and VDDIOR are <1.8V, and VDDIOL is >2.5V at temperature <0°C.

## Arbitration Timing




## Arbitration Timing (Address Controlled with Left ADM and Right STD Configuration)




## Arbitration Timing

(Address Controlled with Left ADM and Right ADM Configuration)



## Read with BUSY Timing




## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

			70P265	/255/245		
		65	ns	90		
Symbol	Parameter	Min.	Мах.	Min.	Max.	Unit
Interrupt	Timing					
tins	INT Set Time		35		55	ns
tinr	INT Reset Time		35		55	ns
						7145 tbl 15


NOTE: 1. VDD = 1.8V

### Interrupt Timing

Left Port Writes to Right Mailbox Setting INT<sub>R</sub>



Right Port Reads Right Mailbox Clearing  $\overline{INT}_{R}$ 



## Truth Table III — Interrupt Flag<sup>(1)</sup>

		Left Port			Right Port							
WE	<u>cs</u>		A13L-A0L	ĪNTL	WE	<u>cs</u>	<b>OE</b> R	A13R-A0R	<b>INT</b> R	Function		
L	L	Х	3FFF <sup>(2)</sup>	Х	Х	Х	Х	Х	L	Set Right INTR Flag		
Х	Х	Х	Х	Х	Х	L	L	3FFF <sup>(2)</sup>	Н	Reset Right INTR Flag		
Х	Х	Х	Х	L	L	L	Х	3FFE <sup>(3)</sup>	х	Set Left ĪNT∟ Flag		
Х	L	L	3FFE <sup>(3)</sup>	Н	Х	Х	Х	Х	х	Reset Left ĪNT∟ Flag		
	7145 tbl 16											

NOTES:

1. Assumes  $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = V_{IH}$ .

2. 3FFF for 70P265, 1FFF for 70P255, FFF for 70P245.

3. 3FFE for 70P265, 1FFE for 70P255, FFE for 70P245.

<u>Adc</u>	Address BUSY Arbitration										
	In	puts	Out	puts							
CS∟	Address Match BUSYL   CSR Left/Right Port BUSYL				Function						
Х	Х	NO MATCH	Н	Н	Normal						
Н	Х	MATCH	Н	Н	Normal						
Х	Н	MATCH	Н	Н	Normal						
L	L	MATCH	(1)	(1)	Write Inhibit <sup>(2)</sup>						
7145 tbl 1											

#### Truth Table IV — Address BUSY Arbitration

#### NOTES:

1. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If the input stable after the address and enable inputs of this port. If the input stable after the address and enable inputs of this port. If the input stable after the address and enable inputs of this port. If the input stable after the address and enable inputs of this port. If the input stable after the address and enable inputs of this port. If the input stable after the address and enable after the address after th

Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

#### Industrial Temperature Range

SFEN	<u>CS</u>	WE	ŌĒ	ŪB	ĒB	ADDR	<b>I/O</b> 0- <b>I/O</b> 1	I/O2-I/O15	Mode
Н	L	Н	L	L <sup>(1)</sup>	L <sup>(1)</sup>	x0000 - Max	VALID <sup>(1)</sup>	VALID <sup>(1)</sup>	Standard Memory Access
L	L	Н	L	Х	L	x0000	VALID <sup>(2)</sup>	VALID <sup>(4)</sup>	IRR Read <sup>(3)</sup>
									7145 tbl 18

#### Truth Table V — Input Read Register Operation<sup>(3)</sup>

NOTES:

1.  $\overline{UB}$  or  $\overline{LB}$  = VIL. If  $\overline{LB}$  = VIL, then I/O0 - I/O7 are VALID. If  $\overline{UB}$  = VIL, then I/O8 - I/O15 are VALID.

2.  $\overline{LB}$  must be active ( $\overline{LB} = V_{IL}$ ) for these bits to be valid.

3.  $\overline{\text{SFEN}}$  = VIL to activate IRR reads.

4. Valid data bits from memory.

### Truth Table VI — Output Drive Register Operation<sup>(5)</sup>

						0			
SFEN	Ē	R/₩	ŌĒ	UB	ĽΒ	ADDR	I/O0-I/O4	I/O5-I/O15	Mode
Н	L	Н	X <sup>(1)</sup>	L <sup>(2)</sup>	L <sup>(2)</sup>	x0000 - Max	VALID <sup>(2)</sup>	VALID <sup>(2)</sup>	Standard Memory Access
L	L	L	Х	Х	L	x0001	VALID <sup>(3)</sup>	VALID <sup>(4)</sup>	ODR Write <sup>(4,5)</sup>
L	L	Н	L	Х	L	x0001	VALID <sup>(3)</sup>	VALID <sup>(6)</sup>	ODR Read <sup>(5)</sup>
									7145 tbl 19

#### NOTES:

1. Output enable must be low (OE = Vil) during reads for valid data to be output.

2.  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ . If  $\overline{LB} = V_{IL}$ , then I/O0 - I/O7 are VALID. If  $\overline{UB} = V_{IL}$ , then I/O8 - I/O15 are VALID.

3.  $\overline{LB}$  must be active ( $\overline{LB}$  = VIL) for these bits to be valid.

4. During ODR writes data will also be written to the memory.

5.  $\overline{\text{SFEN}}$  = VIL to activate ODR reads and writes.

6. Valid data bits from memory.

#### Functional Description

The IDT70P265/255/245 are low-power CMOS 16K/8K/4K x 16 dual-port static RAMs. The two ports are: one dedicated time-multiplexed address and data (ADM) interface and one configurable standard SRAM or ADM interface. The two ports provide separate control, address (right port only), and I/O pins that permit independent, asynchronous read and write access to any memory location. The IDT70P265/255/245 has an automatic power-down feature controlled by CS. The CS controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CS HIGH).

#### **Power Supply**

The core voltage (VDD) can be 1.8V, 2.5V or 3.0V, as long as it is lower than or equal to the I/O voltage. Each port can operate on independent I/O voltages. This is determined by what is connected to the VDDIOL and VDDIOR pins. The supported I/O standards are 1.8V/2.5V LVCMOS and 3.0V LVTTL.

The IDT70P265/255/245 includes power supply isolation functionality which aids system power management. VDD, VDDIOR and VDDIOL can all be independently powered up/down which allows either port and/or the core to be powered down when not in use. If VDDIOX is powered down, but VDD remains powered up all inputs to the core will be forced to deasserted states at full swing DC values to minimize leakage current and active power consumption. If VDD is powered down but VDDIOX remain powered up, all outputs for the port(s) in question will remain in the state they were in prior to power down.

#### ADM Interface Read/Write Operation

The description of this section is applicable to both the left ADM port and right port configured in ADM mode.

Three control signals,  $\overline{ADV}$ ,  $\overline{WE}$ , and  $\overline{CS}$  are used to perform the read/ write operation. Address signals are first applied to the I/O bus along with  $\overline{CS}$  LOW. The addresses are loaded from the I/O bus in response to the rising edge of the Address Latch Enable ( $\overline{ADV}$ ) signal. It is necessary to meet the set-up (tavbs) and hold (tavbH) times given in the AC specifications with valid address information in order to properly latch the addresses.

Once the address signals are latched in, a read operation is issued when  $\overline{\text{WE}}$  stays HIGH. The I/O bus becomes HIGH-Z once the address signals meeting tAVDH. The read data is driven on the I/O bus to after the  $\overline{\text{OE}}$  is asserted LOW, and held until tHZOE or tHZCS after the rising edge of  $\overline{\text{OE}}$  or  $\overline{\text{CS}}$ , whichever comes first.

A write operation is issued when  $\overline{WE}$  is asserted LOW. The write data is applied to the I/O bus right after address meets the hold time (tavdh). And write data is written with the rising edge of either  $\overline{WE}$  or  $\overline{CS}$ , whichever comes first, and meets data set-up (tsd) and hold (thd) times.

A write operation is issued when  $\overline{WE}$  is asserted LOW. The write data is applied to the I/O bus right after address meets the hold time (tavDH). And write data is written with the rising edge of either  $\overline{WE}$  or  $\overline{CS}$ , whichever comes first, and meets data set-up (tsp) and hold (tHD) times.

#### Standard SRAM Interface Read/ Write Operation

The description of this section is applicable to the right access port configured to operate in Standard SRAM mode. Read/write operation with standard SRAM interface configuration is the same as the ADM port except addresses are presented on the address bus. Operation is controlled by  $\overline{CS}$ ,  $\overline{OE}$  and  $\overline{WE}$ . A read operation is issued when WE is asserted HIGH. A write operation is issued when  $\overline{WE}$  is asserted LOW. The I/O bus is the destination for read data and the source data for write data when the read operation is issued. However, write data needs to be driven to the I/O when the write operation is issued.

#### Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INTL}$ ) is asserted when the right port writes to memory location 3FFE (HEX) (1FFE for IDT70P255 and FFE for IDT70P245), where a write is defined as the  $\overline{CS}=\overline{WE}=VIL$  per Truth Table III. The left port clears the interrupt by accessing address location 3FFE when  $\overline{CSR}=\overline{OER}=VIL$ ,  $\overline{WE}$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INTR}$ ) is asserted when the left port writes to memory location 3FFF (HEX) (1FFF for IDT70P255 and FFF for IDT70P245) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

## **BusyLogic**

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the SRAM is "busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.


The use of  $\overline{\text{BUSY}}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{\text{BUSY}}$  outputs together and use any  $\overline{\text{BUSY}}$  indication as an interrupt source to flag the event of an illegal or illogical operation.

## Input Read Register

The Input Read Register (IRR) of the IDT70P265/255/245 captures the status of two external binary input devices connected to the Input Read pins (e.g. DIP switches). The contents of the IRR are read as a standard memory access to address x0000 from either port and the data is output via the standard I/Os (Truth Table V). During Input Register reads I/Oo - I/O1 are valid bits and I/O2 - I/O15 are read from the memory. Writes to address x0000 are normal memory operation. When SFEN = VIH, the IRR is inactive and address x0000 can be used as part of the main memory. The IRR inputs will be 1.8V/2.5V LVCMOS or 3.0V LVTTL, depending on the core voltage supply. Refer to Truth Table V for Input Read Register operation.

## **Output Drive Register**

The Output Drive Register (ODR) of the IDT70P265/255/245 determines the state of up to five external binary-state devices by providing a path to Vss for the external circuit. The five external devices supported by the ODR can operate at different voltages ( $1.5V \le V_{SUPPLY} \le 3.5V$ ), but the combined current of the devices must not exceed 40 mA (8mA IMAX for each external device). The status of the ODR bits is set using standard write accesses from either port to address x0001 with a "1" corresponding to "on" and a "0" corresponding to "off". The status of the ODR bits can also be read (without changing the status of the bits) via a standard read to address x0001. When  $\overline{SFEN} = V_{IL}$ , the ODR is active and address x0001 is not available for standard memory operations. When  $\overline{SFEN} = V_{IH}$ , the ODR lice as part of the main memory. During reads and writes to the ODR I/O0 - I/O4 are valid bits and I/O5 - I/O15 will not affect the ODR function but they will read from or write to the memory. Refer to Truth Table VI for Output Drive Register operation.



7145 drw 16

## Datasheet Document History

10/16/08: Initial Datasheet

09/27/11: Changed the tAVD& tAVDS values each to 7ns in the ADM Port Read Cycle (page 9) and ADM Port Write Cycle (page 11) to for all three of the 70P265/255/245 devices with D/C 1137 of newer (PCN#: PA1109-01).

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics: 70P255L65BYGI8 70P265L65BYGI8 70P255L90BYGI8 70P245L65BYGI8