

TABLE OF CONTENTS

Features	1	RDAC Register and EEPROM.....	20
Applications.....	1	Input Shift Register	20
Functional Block Diagram	1	I ² C Serial Data Interface	20
General Description	1	I ² C Address.....	20
Revision History	2	Advanced Control Modes	22
Specifications.....	3	EEPROM or RDAC Register Protection	23
Electrical Characteristics—AD5122A	3	INDEP Pin.....	23
Electrical Characteristics—AD5142A	6	RDAC Architecture.....	26
Interface Timing Specifications	9	Programming the Variable Resistor.....	26
Shift Register and Timing Diagrams	10	Programming the Potentiometer Divider	27
Absolute Maximum Ratings.....	11	Terminal Voltage Operating Range	27
Thermal Resistance	11	Power-Up Sequence	27
ESD Caution.....	11	Layout and Power Supply Biasing	27
Pin Configurations and Function Descriptions	12	Outline Dimensions	28
Typical Performance Characteristics	14	Ordering Guide	29
Test Circuits.....	19	Automotive Products.....	29
Theory of Operation	20		

REVISION HISTORY

6/2017—Rev. A to Rev. B

Changes to Features Section.....	1
Changes to Logic Supply Current Parameter, Table 2	4
Added Note 12 to Data Retention Parameter, Table 2; Renumbered Sequentially.....	5
Changes to Logic Supply Current Parameter, Table 3	7
Added Note 12 to Data Retention Parameter, Table 3; Renumbered Sequentially.....	8
Changes to Table 5.....	11
Changes to Figure 4 and Table 7.....	12
Changes to Figure 14.....	15
Added Figure 15; Renumbered Sequentially	15

Changes to Figure 18.....	16
Change to Linear Gain Setting Mode	22
Changes to EEPROM or RDAC Register Protection Section...	23
Changes to RDAC Architecture Section	26
Updated Outline Dimensions.....	28
Changes to Ordering Guide	29
Added Automotive Products Section	29

12/2012—Rev. 0 to Rev. A

Changes to Table 9.....	20
-------------------------	----

10/2012—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—AD5122A

$V_{DD} = 2.3 \text{ V to } 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$; $V_{DD} = 2.25 \text{ V to } 2.75 \text{ V}$, $V_{SS} = -2.25 \text{ V to } -2.75 \text{ V}$; $V_{LOGIC} = 1.8 \text{ V to } 5.5 \text{ V}$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs)						
Resolution	N		7			Bits
Resistor Integral Nonlinearity ²	R-INL	$R_{AB} = 10 \text{ k}\Omega$ $V_{DD} \geq 2.7 \text{ V}$	-1	± 0.1	+1	LSB
		$V_{DD} < 2.7 \text{ V}$ $R_{AB} = 100 \text{ k}\Omega$ $V_{DD} \geq 2.7 \text{ V}$	-2.5	± 1	+2.5	LSB
Resistor Differential Nonlinearity ²	R-DNL	$V_{DD} < 2.7 \text{ V}$ $R_{AB} = 100 \text{ k}\Omega$ $V_{DD} \geq 2.7 \text{ V}$	-0.5	± 0.1	+0.5	LSB
		$V_{DD} < 2.7 \text{ V}$	-1	± 0.25	+1	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		-8	± 1	+8	%
Resistance Temperature Coefficient ³	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	Code = full scale		35		ppm/°C
Wiper Resistance ³	R_W	Code = zero scale $R_{AB} = 10 \text{ k}\Omega$		55	125	Ω
		$R_{AB} = 100 \text{ k}\Omega$		130	400	Ω
Bottom Scale or Top Scale	R_{BS} or R_{TS}	$R_{AB} = 10 \text{ k}\Omega$		40	80	Ω
		$R_{AB} = 100 \text{ k}\Omega$		60	230	Ω
Nominal Resistance Match	R_{AB1}/R_{AB2}	Code = 0xFF	-1	± 0.2	+1	%
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs)						
Integral Nonlinearity ⁴	INL	$R_{AB} = 10 \text{ k}\Omega$ $R_{AB} = 100 \text{ k}\Omega$	-0.5	± 0.1	+0.5	LSB
Differential Nonlinearity ⁴	DNL	$R_{AB} = 10 \text{ k}\Omega$ $R_{AB} = 100 \text{ k}\Omega$	-0.25	± 0.1	+0.25	LSB
			-0.25	± 0.1	+0.25	LSB
Full-Scale Error	V_{WFSE}	$R_{AB} = 10 \text{ k}\Omega$	-1.5	-0.1		LSB
		$R_{AB} = 100 \text{ k}\Omega$	-0.5	± 0.1	+0.5	LSB
Zero-Scale Error	V_{WZSE}	$R_{AB} = 10 \text{ k}\Omega$		1	1.5	LSB
		$R_{AB} = 100 \text{ k}\Omega$		0.25	0.5	LSB
Voltage Divider Temperature Coefficient ³	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		± 5		ppm/°C

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
RESISTOR TERMINALS						
Maximum Continuous Current	$I_A, I_B, \text{ and } I_W$	$R_{AB} = 10 \text{ k}\Omega$ $R_{AB} = 100 \text{ k}\Omega$	-6 -1.5		+6 +1.5	mA mA
Terminal Voltage Range ⁵			V_{SS}		V_{DD}	V
Capacitance A, Capacitance B ³	C_A, C_B	$f = 1 \text{ MHz}$, measured to GND, code = half scale $R_{AB} = 10 \text{ k}\Omega$ $R_{AB} = 100 \text{ k}\Omega$		25 12		pF pF
Capacitance W ³	C_W	$f = 1 \text{ MHz}$, measured to GND, code = half scale $R_{AB} = 10 \text{ k}\Omega$ $R_{AB} = 100 \text{ k}\Omega$		12 5		pF pF
Common-Mode Leakage Current ³		$V_A = V_W = V_B$	-500	± 15	+500	nA
DIGITAL INPUTS						
Input Logic ³						
High	V_{INH}	$V_{LOGIC} = 1.8 \text{ V to } 2.3 \text{ V}$ $V_{LOGIC} = 2.3 \text{ V to } 5.5 \text{ V}$	$0.8 \times V_{LOGIC}$ $0.7 \times V_{LOGIC}$			V V
Low	V_{INL}				$0.2 \times V_{LOGIC}$	V
Input Hysteresis ³	V_{HYST}		$0.1 \times V_{LOGIC}$			V
Input Current ³	I_{IN}				± 1	μA
Input Capacitance ³	C_{IN}			5		pF
DIGITAL OUTPUTS						
Output High Voltage ³	V_{OH}	$R_{PULL-UP} = 2.2 \text{ k}\Omega \text{ to } V_{LOGIC}$		V_{LOGIC}		V
Output Low Voltage ³	V_{OL}	$I_{SINK} = 3 \text{ mA}$ $I_{SINK} = 6 \text{ mA}, V_{LOGIC} > 2.3 \text{ V}$			0.4 0.6	V V
Three-State Leakage Current			-1		+1	μA
Three-State Output Capacitance				2		pF
POWER SUPPLIES						
Single-Supply Power Range		$V_{SS} = \text{GND}$	2.3		5.5	V
Dual-Supply Power Range			± 2.25		± 2.75	V
Logic Supply Range		Single supply, $V_{SS} = \text{GND}$ Dual supply, $V_{SS} < \text{GND}$	1.8 2.25		V_{DD} V_{DD}	V V
Positive Supply Current	I_{DD}	$V_{IH} = V_{LOGIC} \text{ or } V_{IL} = \text{GND}$ $V_{DD} = 5.5 \text{ V}$ $V_{DD} = 2.3 \text{ V}$		0.7 400	5.5	μA nA
Negative Supply Current	I_{SS}	$V_{IH} = V_{LOGIC} \text{ or } V_{IL} = \text{GND}$	-5.5	-0.7		μA
EEPROM Store Current ^{3,6}	$I_{DD_EEPROM_STORE}$	$V_{IH} = V_{LOGIC} \text{ or } V_{IL} = \text{GND}$		2		mA
EEPROM Read Current ^{3,7}	$I_{DD_EEPROM_READ}$	$V_{IH} = V_{LOGIC} \text{ or } V_{IL} = \text{GND}$		320		μA
Logic Supply Current	I_{LOGIC}	$V_{IH} = V_{LOGIC} \text{ or } V_{IL} = \text{GND}$		0.05	1.4	μA
Power Dissipation ⁸	P_{DISS}	$V_{IH} = V_{LOGIC} \text{ or } V_{IL} = \text{GND}$		3.5		μW
Power Supply Rejection Ratio	PSRR	$\Delta V_{DD}/\Delta V_{SS} = V_{DD} \pm 10\%$, code = full scale		-66	-60	dB

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
DYNAMIC CHARACTERISTICS⁹						
Bandwidth	BW	−3 dB $R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		3 0.43		MHz MHz
Total Harmonic Distortion	THD	$V_{DD}/V_{SS} = \pm 2.5\text{ V}$, $V_A = 1\text{ V rms}$, $V_B = 0\text{ V}$, $f = 1\text{ kHz}$ $R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		−80 −90		dB dB
Resistor Noise Density	$e_{N,WB}$	Code = half scale, $T_A = 25^\circ\text{C}$, $f = 10\text{ kHz}$ $R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		7 20		nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$
V_W Settling Time	t_S	$V_A = 5\text{ V}$, $V_B = 0\text{ V}$, from zero scale to full scale, $\pm 0.5\text{ LSB}$ error band $R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		2 12		μs μs
Crosstalk (C_{W1}/C_{W2})	C_T	$R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		10 25		nV-sec nV-sec
Analog Crosstalk Endurance ¹⁰	C_{TA}	$T_A = 25^\circ\text{C}$		−90 1		dB Mcycles
Data Retention ^{11, 12}			100	50		kcycles Years

¹ Typical values represent average readings at 25°C , $V_{DD} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, and $V_{LOGIC} = 5\text{ V}$.

² Resistor integral nonlinearity (R-INL) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $(0.7 \times V_{DD})/R_{AB}$.

³ Guaranteed by design and characterization, not subject to production test.

⁴ INL and DNL are measured at V_{WB} with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0\text{ V}$. DNL specification limits of $\pm 1\text{ LSB}$ maximum are guaranteed monotonic operating conditions.

⁵ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

⁶ Different from operating current; supply current for EEPROM program lasts approximately 30 ms.

⁷ Different from operating current; supply current for EEPROM read lasts approximately 20 μs .

⁸ P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + (I_{LOGIC} \times V_{LOGIC})$.

⁹ All dynamic characteristics use $V_{DD}/V_{SS} = \pm 2.5\text{ V}$, and $V_{LOGIC} = 2.5\text{ V}$.

¹⁰ Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at -40°C to $+125^\circ\text{C}$.

¹¹ Retention lifetime equivalent at junction temperature (T_j) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

¹² 50 years apply to an endurance of 1000 cycles. An endurance of 100,000 cycles has an equivalent retention lifetime of 5 years.

ELECTRICAL CHARACTERISTICS—AD5142A

$V_{DD} = 2.3 \text{ V to } 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$; $V_{DD} = 2.25 \text{ V to } 2.75 \text{ V}$, $V_{SS} = -2.25 \text{ V to } -2.75 \text{ V}$; $V_{LOGIC} = 1.8 \text{ V to } 5.5 \text{ V}$, $-40^\circ\text{C} < T_A < +125^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE (ALL RDACs)						
Resolution	N		8			Bits
Resistor Integral Nonlinearity ²	R-INL	$R_{AB} = 10 \text{ k}\Omega$				
		$V_{DD} \geq 2.7 \text{ V}$	-2	± 0.2	+2	LSB
		$V_{DD} < 2.7 \text{ V}$	-5	± 1.5	+5	LSB
Resistor Differential Nonlinearity ²	R-DNL	$R_{AB} = 100 \text{ k}\Omega$				
		$V_{DD} \geq 2.7 \text{ V}$	-1	± 0.1	+1	LSB
		$V_{DD} < 2.7 \text{ V}$	-2	± 0.5	+2	LSB
Nominal Resistor Tolerance	$\Delta R_{AB}/R_{AB}$		-8	± 1	+8	%
Resistance Temperature Coefficient ³	$(\Delta R_{AB}/R_{AB})/\Delta T \times 10^6$	Code = full scale		35		ppm/°C
Wiper Resistance ³	R_W	Code = zero scale				
		$R_{AB} = 10 \text{ k}\Omega$		55	125	Ω
		$R_{AB} = 100 \text{ k}\Omega$		130	400	Ω
Bottom Scale or Top Scale	R_{BS} or R_{TS}	$R_{AB} = 10 \text{ k}\Omega$		40	80	Ω
		$R_{AB} = 100 \text{ k}\Omega$		60	230	Ω
Nominal Resistance Match	R_{AB1}/R_{AB2}	Code = 0xFF	-1	± 0.2	+1	%
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE (ALL RDACs)						
Integral Nonlinearity ⁴	INL	$R_{AB} = 10 \text{ k}\Omega$	-1	± 0.2	+1	LSB
		$R_{AB} = 100 \text{ k}\Omega$	-0.5	± 0.1	+0.5	LSB
Differential Nonlinearity ⁴	DNL		-0.5	± 0.2	+0.5	LSB
Full-Scale Error	V_{WFSE}	$R_{AB} = 10 \text{ k}\Omega$	-2.5	-0.1		LSB
		$R_{AB} = 100 \text{ k}\Omega$	-1	± 0.2	+1	LSB
Zero-Scale Error	V_{WZSE}	$R_{AB} = 10 \text{ k}\Omega$		1.2	3	LSB
		$R_{AB} = 100 \text{ k}\Omega$		0.5	1	LSB
Voltage Divider Temperature Coefficient ³	$(\Delta V_W/V_W)/\Delta T \times 10^6$	Code = half scale		± 5		ppm/°C

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
RESISTOR TERMINALS						
Maximum Continuous Current	I_A , I_B , and I_W	$R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$	-6 -1.5		+6 +1.5	mA mA
Terminal Voltage Range ⁵ Capacitance A, Capacitance B ³	C_A , C_B	$f = 1\text{ MHz}$, measured to GND, code = half scale $R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$	V_{SS}		V_{DD}	V pF pF
Capacitance W ³	C_W	$f = 1\text{ MHz}$, measured to GND, code = half scale $R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		25 12		pF pF
Common-Mode Leakage Current ³		$R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$ $V_A = V_W = V_B$	-500	± 15	+500	pF pF nA
DIGITAL INPUTS						
Input Logic ³ High	V_{INH}	$V_{LOGIC} = 1.8\text{ V to }2.3\text{ V}$ $V_{LOGIC} = 2.3\text{ V to }5.5\text{ V}$	$0.8 \times V_{LOGIC}$ $0.7 \times V_{LOGIC}$			V V
Low	V_{INL}				$0.2 \times V_{LOGIC}$	V
Input Hysteresis ³	V_{HYST}		$0.1 \times V_{LOGIC}$			V
Input Current ³	I_{IN}				± 1	μA
Input Capacitance ³	C_{IN}			5		pF
DIGITAL OUTPUTS						
Output High Voltage ³ Output Low Voltage ³	V_{OH} V_{OL}	$R_{PULL-UP} = 2.2\text{ k}\Omega$ to V_{LOGIC} $I_{SINK} = 3\text{ mA}$ $I_{SINK} = 6\text{ mA}$, $V_{LOGIC} > 2.3\text{ V}$		V_{LOGIC}		V V
Three-State Leakage Current			-1		0.4 0.6	V V
Three-State Output Capacitance				2		μA pF
POWER SUPPLIES						
Single-Supply Power Range		$V_{SS} = \text{GND}$	2.3		5.5	V
Dual-Supply Power Range			± 2.25		± 2.75	V
Logic Supply Range		Single supply, $V_{SS} = \text{GND}$ Dual supply, $V_{SS} < \text{GND}$	1.8 2.25		V_{DD} V_{DD}	V V
Positive Supply Current	I_{DD}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = \text{GND}$ $V_{DD} = 5.5\text{ V}$ $V_{DD} = 2.3\text{ V}$		0.7 400	5.5	μA nA
Negative Supply Current	I_{SS}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = \text{GND}$	-5.5	-0.7		μA
EEPROM Store Current ^{3,6}	$I_{DD_EEPROM_STORE}$	$V_{IH} = V_{LOGIC}$ or $V_{IL} = \text{GND}$		2		mA
EEPROM Read Current ^{3,7}	$I_{DD_EEPROM_READ}$	$V_{IH} = V_{LOGIC}$ or $V_{IL} = \text{GND}$		320		μA
Logic Supply Current	I_{LOGIC}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = \text{GND}$		0.05	1.4	μA
Power Dissipation ⁸	P_{DISS}	$V_{IH} = V_{LOGIC}$ or $V_{IL} = \text{GND}$		3.5		μW
Power Supply Rejection Ratio	PSR	$\Delta V_{DD}/\Delta V_{SS} = V_{DD} \pm 10\%$, code = full scale		-66	-60	dB

Parameter	Symbol	Test Conditions/Comments	Min	Typ ¹	Max	Unit
DYNAMIC CHARACTERISTICS ⁹						
Bandwidth	BW	–3 dB $R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		3 0.43		MHz MHz
Total Harmonic Distortion	THD	$V_{DD}/V_{SS} = \pm 2.5\text{ V}$, $V_A = 1\text{ V rms}$, $V_B = 0\text{ V}$, $f = 1\text{ kHz}$ $R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		–80 –90		dB dB
Resistor Noise Density	e_{N_WB}	Code = half scale, $T_A = 25^\circ\text{C}$, $f = 10\text{ kHz}$ $R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		7 20		nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$
V_W Settling Time	t_S	$V_A = 5\text{ V}$, $V_B = 0\text{ V}$, from zero scale to full scale, $\pm 0.5\text{ LSB}$ error band $R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		2 12		μs μs
Crosstalk (C_{W1}/C_{W2})	C_T	$R_{AB} = 10\text{ k}\Omega$ $R_{AB} = 100\text{ k}\Omega$		10 25		nV-sec nV-sec
Analog Crosstalk Endurance ¹⁰	C_{TA}	$T_A = 25^\circ\text{C}$		–90 1		dB Mcycles
Data Retention ^{11, 12}			100	50		kcycles Years

¹ Typical values represent average readings at 25°C , $V_{DD} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, and $V_{\text{LOGIC}} = 5\text{ V}$.

² Resistor integral nonlinearity (R-INL) error is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. The maximum wiper current is limited to $(0.7 \times V_{DD})/R_{AB}$.

³ Guaranteed by design and characterization, not subject to production test.

⁴ INL and DNL are measured at V_{WB} with the RDAC configured as a potentiometer divider similar to a voltage output DAC. $V_A = V_{DD}$ and $V_B = 0\text{ V}$. DNL specification limits of $\pm 1\text{ LSB}$ maximum are guaranteed monotonic operating conditions.

⁵ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar signal adjustment.

⁶ Different from operating current; supply current for EEPROM program lasts approximately 30 ms.

⁷ Different from operating current; supply current for EEPROM read lasts approximately 20 μs .

⁸ P_{DISS} is calculated from $(I_{DD} \times V_{DD}) + (I_{\text{LOGIC}} \times V_{\text{LOGIC}})$.

⁹ All dynamic characteristics use $V_{DD}/V_{SS} = \pm 2.5\text{ V}$, and $V_{\text{LOGIC}} = 2.5\text{ V}$.

¹⁰ Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117 and measured at -40°C to $+125^\circ\text{C}$.

¹¹ Retention lifetime equivalent at junction temperature (T_j) = 125°C per JEDEC Standard 22, Method A117. Retention lifetime, based on an activation energy of 1 eV, derates with junction temperature in the Flash/EE memory.

¹² 50 years apply to an endurance of 1000 cycles. An endurance of 100,000 cycles has an equivalent retention lifetime of 5 years.

INTERFACE TIMING SPECIFICATIONS

$V_{\text{LOGIC}} = 1.8 \text{ V to } 5.5 \text{ V}$; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 4.

Parameter ¹	Test Conditions/Comments	Min	Typ	Max	Unit	Description
f_{SCL}^2	Standard mode			100	kHz	Serial clock frequency
	Fast mode			400	kHz	
t_1	Standard mode	4.0			μs	SCL high time, t_{HIGH}
	Fast mode	0.6			μs	
t_2	Standard mode	4.7			μs	SCL low time, t_{LOW}
	Fast mode	1.3			μs	
t_3	Standard mode	250			ns	Data setup time, $t_{\text{SU; DAT}}$
	Fast mode	100			ns	
t_4	Standard mode	0		3.45	μs	Data hold time, $t_{\text{HD; DAT}}$
	Fast mode	0		0.9	μs	
t_5	Standard mode	4.7			μs	Setup time for a repeated start condition, $t_{\text{SU; STA}}$
	Fast mode	0.6			μs	
t_6	Standard mode	4			μs	Hold time (repeated) for a start condition, $t_{\text{HD; STA}}$
	Fast mode	0.6			μs	
t_7	Standard mode	4.7			μs	Bus free time between a stop and a start condition, t_{BUF}
	Fast mode	1.3			μs	
t_8	Standard mode	4			μs	Setup time for a stop condition, $t_{\text{SU; STO}}$
	Fast mode	0.6			μs	
t_9	Standard mode			1000	ns	Rise time of SDA signal, t_{RDA}
	Fast mode	$20 + 0.1 C_L$		300	ns	
t_{10}	Standard mode			300	ns	Fall time of SDA signal, t_{FDA}
	Fast mode	$20 + 0.1 C_L$		300	ns	
t_{11}	Standard mode			1000	ns	Rise time of SCL signal, t_{RCL}
	Fast mode	$20 + 0.1 C_L$		300	ns	
t_{11A}	Standard mode			1000	ns	Rise time of SCL signal after a repeated start condition and after an acknowledge bit, t_{RCL1} (not shown in Figure 3)
	Fast mode	$20 + 0.1 C_L$		300	ns	
t_{12}	Standard mode			300	ns	Fall time of SCL signal, t_{FCL}
	Fast mode	$20 + 0.1 C_L$		300	ns	
t_{SP}^3	Fast mode	0		50	ns	Pulse width of suppressed spike (not shown in Figure 3)
t_{RESET}	0.1			10	μs	$\overline{\text{RESET}}$ low time (not shown in Figure 3)
$t_{\text{EEPROM_PROGRAM}}^4$			15	50	ms	Memory program time (not shown in Figure 3)
$t_{\text{EEPROM_READBACK}}$			7	30	μs	Memory readback time (not shown in Figure 3)
$t_{\text{POWER_UP}}^5$				75	μs	Power-on EEPROM restore time (not shown in Figure 3)
t_{RESET}			30		μs	Reset EEPROM restore time (not shown in Figure 3)

¹ Maximum bus capacitance is limited to 400 pF.

² The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate; however, it has a negative effect on the EMC behavior of the part.

³ Input filtering on the SCL and SDA inputs suppresses noise spikes that are less than 50 ns for fast mode.

⁴ The EEPROM program time depends on the temperature and EEPROM write cycles. Higher timing is expected at lower temperatures and higher write cycles.

⁵ Maximum time after $V_{\text{DD}} - V_{\text{SS}}$ is equal to 2.3 V.

SHIFT REGISTER AND TIMING DIAGRAMS




Figure 2. Input Shift Register Contents




Figure 3. I²C Serial Interface Timing Diagram (Typical Write Sequence)

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 5.

Parameter	Rating
V_{DD} to GND	-0.3 V to +7.0 V
V_{SS} to GND	+0.3 V to -7.0 V
V_{DD} to V_{SS}	7 V
V_{LOGIC} to GND	-0.3 V to $V_{DD} + 0.3$ V or +7.0 V (whichever is less)
V_A, V_W, V_B to GND	$V_{SS} - 0.3$ V, $V_{DD} + 0.3$ V +7.0 V (whichever is less)
I_A, I_W, I_B Pulsed ¹	
Frequency > 10 kHz	
$R_{AW} = 10$ k Ω	± 6 mA/d ²
$R_{AW} = 100$ k Ω	± 1.5 mA/d ²
Frequency ≤ 10 kHz	
$R_{AW} = 10$ k Ω	± 6 mA/ $\sqrt{d^2}$
$R_{AW} = 100$ k Ω	± 1.5 mA/ $\sqrt{d^2}$
Digital Inputs	-0.3 V to $V_{LOGIC} + 0.3$ V or +7 V (whichever is less)
Operating Temperature Range, T_A ³	-40°C to +125°C
Maximum Junction Temperature, T_J Maximum	150°C
Storage Temperature Range	-65°C to +150°C
Reflow Soldering	
Peak Temperature	260°C
Time at Peak Temperature	20 sec to 40 sec
Package Power Dissipation	$(T_J \text{ max} - T_A)/\theta_{JA}$
FICDM	1.5 kV

¹ Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

² d = pulse duty factor.

³ Includes programming of EEPROM memory.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is defined by the JEDEC JESD51 standard, and the value is dependent on the test board and test environment.

Table 6. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
16-Lead LFCSP	89.5 ¹	3	°C/W
16-Lead TSSOP	150.4 ¹	27.6	°C/W


¹ JEDEC 2S2P test board, still air (0 m/sec airflow).

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES

1. EXPOSED PAD. CONNECT THE EXPOSED PAD TO THE POTENTIAL OF THE V_{SS} PIN, OR, ALTERNATIVELY, LEAVE IT ELECTRICALLY UNCONNECTED. IT IS RECOMMENDED THAT THE PAD BE THERMALLY CONNECTED TO A COPPER PLANE FOR ENHANCED THERMAL PERFORMANCE.

10939-004

Figure 4. 16-Lead LFCSP Pin Configuration

Table 7. 16-Lead LFCSP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	GND	Ground Pin, Logic Ground Reference.
2	A1	Terminal A of RDAC1. $V_{SS} \leq V_A \leq V_{DD}$.
3	W1	Wiper Terminal of RDAC1. $V_{SS} \leq V_W \leq V_{DD}$.
4	B1	Terminal B of RDAC1. $V_{SS} \leq V_B \leq V_{DD}$.
5	V_{SS}	Negative Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
6	A2	Terminal A of RDAC2. $V_{SS} \leq V_A \leq V_{DD}$.
7	W2	Wiper Terminal of RDAC2. $V_{SS} \leq V_W \leq V_{DD}$.
8	B2	Terminal B of RDAC2. $V_{SS} \leq V_B \leq V_{DD}$.
9	V_{DD}	Positive Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
10	V_{LOGIC}	Logic Power Supply; 1.8 V to V_{DD} . Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
11	SCL	Serial Clock Line.
12	SDA	Serial Data Input/Output.
13	ADDR1	Programmable Address (ADDR1) for Multiple Package Decoding.
14	ADDR0	Programmable Address (ADDR0) for Multiple Package Decoding.
15	INDEP	Linear Gain Setting Mode at Power-Up. Each string resistor is loaded from its associated memory location. If INDEP is enabled, it cannot be disabled by the software.
16	$\overline{\text{RESET}}$	Hardware Reset Pin. Refresh the RDAC registers from EEPROM. $\overline{\text{RESET}}$ is activated at logic low. If this pin is not used, tie $\overline{\text{RESET}}$ to V_{LOGIC} .
	EPAD	Exposed Pad. Connect this exposed pad to the potential of the V_{SS} pin, or, alternatively, leave it electrically unconnected. It is recommended that the pad be thermally connected to a copper plane for enhanced thermal performance.




Figure 5. 16-Lead TSSOP Pin Configuration

Table 8. 16-Lead TSSOP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	INDEP	Linear Gain Setting Mode at Power-Up. Each string resistor is loaded from its associated memory location. If INDEP is enabled, it cannot be disabled by the software.
2	$\overline{\text{RESET}}$	Hardware Reset Pin. Refresh the RDAC registers from EEPROM. $\overline{\text{RESET}}$ is activated at logic low. If this pin is not used, tie $\overline{\text{RESET}}$ to V_{LOGIC} .
3	GND	Ground Pin, Logic Ground Reference.
4	A1	Terminal A of RDAC1. $V_{\text{SS}} \leq V_A \leq V_{\text{DD}}$.
5	W1	Wiper Terminal of RDAC1. $V_{\text{SS}} \leq V_W \leq V_{\text{DD}}$.
6	B1	Terminal B of RDAC1. $V_{\text{SS}} \leq V_B \leq V_{\text{DD}}$.
7	V_{SS}	Negative Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
8	A2	Terminal A of RDAC2. $V_{\text{SS}} \leq V_A \leq V_{\text{DD}}$.
9	W2	Wiper Terminal of RDAC2. $V_{\text{SS}} \leq V_W \leq V_{\text{DD}}$.
10	B2	Terminal B of RDAC2. $V_{\text{SS}} \leq V_B \leq V_{\text{DD}}$.
11	V_{DD}	Positive Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
12	V_{LOGIC}	Logic Power Supply; 1.8 V to V_{DD} . Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
13	SCL	Serial Clock Line.
14	SDA	Serial Data Input/Output.
15	ADDR1	Programmable Address (ADDR1) for Multiple Package Decoding.
16	ADDR0	Programmable Address (ADDR0) for Multiple Package Decoding.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. R-INL vs. Code (AD5142A)




Figure 9. R-DNL vs. Code (AD5142A)




Figure 7. R-INL vs. Code (AD5122A)




Figure 10. R-DNL vs. Code (AD5122A)




Figure 8. INL vs. Code (AD5142A)




Figure 11. DNL vs. Code (AD5142A)




Figure 12. INL vs. Code (AD5122A)




Figure 15. I_{LOGIC} vs. Temperature




Figure 13. Potentiometer Mode Temperature Coefficient ($(\Delta V_w/V_w)/\Delta T \times 10^6$) vs. Code




Figure 16. DNL vs. Code (AD5122A)




Figure 14. I_{DD} vs. Temperature




Figure 17. Rheostat Mode Temperature Coefficient ($(\Delta R_{WB}/R_{WB})/\Delta T \times 10^6$) vs. Code




Figure 18. I_{LOGIC} Current vs. Digital Input Voltage




Figure 21. Normalized Phase Flatness vs. Frequency, $R_{AB} = 10\text{ k}\Omega$




Figure 19. $10\text{ k}\Omega$ Gain vs. Frequency and Code




Figure 22. $100\text{ k}\Omega$ Gain vs. Frequency and Code




Figure 20. Total Harmonic Distortion Plus Noise (THD + N) vs. Frequency




Figure 23. Total Harmonic Distortion Plus Noise (THD + N) vs. Amplitude




Figure 24. Normalized Phase Flatness vs. Frequency, $R_{AB} = 100\text{ k}\Omega$




Figure 27. Maximum Transition Glitch




Figure 25. Incremental Wiper On Resistance vs. V_{DD}




Figure 28. Resistor Lifetime Drift




Figure 26. Maximum Bandwidth vs. Code and Net Capacitance




Figure 29. Power Supply Rejection Ratio (PSRR) vs. Frequency




Figure 30. Digital Feedthrough




Figure 32. Theoretical Maximum Current vs. Code




Figure 31. Shutdown Isolation vs. Frequency

TEST CIRCUITS

Figure 33 to Figure 37 define the test conditions used in the Specifications section.




Figure 33. Resistor Integral Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 36. Power Supply Sensitivity and Power Supply Rejection Ratio (PSS, PSRR)




Figure 34. Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 37. Incremental On Resistance




Figure 35. Wiper Resistance

THEORY OF OPERATION

The AD5122A/AD5142A digital programmable potentiometers are designed to operate as true variable resistors for analog signals within the terminal voltage range of $V_{SS} < V_{TERM} < V_{DD}$. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts as a scratchpad register that allows unlimited changes of resistance settings. A secondary register (the input shift register) can be used to preload the RDAC register data.

The RDAC register can be programmed with any position setting using the I²C interface. When a desirable wiper position is found, this value can be stored in the EEPROM memory. Thereafter, the wiper position is always restored to that position for subsequent power-ups. The storing of EEPROM data takes approximately 15 ms; during this time, the device is locked and does not acknowledge any new command, preventing any changes from taking place.

RDAC REGISTER AND EEPROM

The RDAC register directly controls the position of the digital potentiometer wiper. For example, when the RDAC register is loaded with 0x80 (AD5142A, 256 taps), the wiper is connected to half scale of the variable resistor. The RDAC register is a standard logic register; there is no restriction on the number of changes allowed.

It is possible to both write to and read from the RDAC register using the digital interface (see Table 10).

The contents of the RDAC register can be stored to the EEPROM using Command 9 (see Table 10). Thereafter, the RDAC register always sets at that position for any future on-off-on power supply sequence. It is possible to read back data saved into the EEPROM with Command 3 (see Table 10).

Alternatively, the EEPROM can be written to independently using Command 11 (see Table 16).

INPUT SHIFT REGISTER

For the AD5122A/AD5142A, the input shift register is 16 bits wide, as shown in Figure 2. The 16-bit word consists of four control bits, followed by four address bits and by eight data bits.

If the AD5122A RDAC or EEPROM registers are read from or written to, the lowest data bit (Bit 0) is ignored.

Data is loaded MSB first (Bit 15). The four control bits determine the function of the software command, as listed in Table 10 and Table 16.

I²C SERIAL DATA INTERFACE

The AD5122A/AD5142A have 2-wire, I²C-compatible serial interfaces. The device can be connected to an I²C bus as a slave device, under the control of a master device. See Figure 3 for a timing diagram of a typical write sequence.

The AD5122A/AD5142A supports standard (100 kHz) and fast (400 kHz) data transfer modes. Support is not provided for 10-bit addressing and general call addressing.

The 2-wire serial bus protocol operates as follows:

1. The master initiates a data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7-bit slave address and an R/W bit. The slave device corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register.
If the R/W bit is set high, the master reads from the slave device. However, if the R/W bit is set low, the master writes to the slave device.
2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
3. When all data bits have been read from or written to, a stop condition is established. In write mode, the master pulls the SDA line high during the tenth clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the tenth clock pulse, and then high again during the tenth clock pulse to establish a stop condition.

I²C ADDRESS

The facility to make hardwired changes to ADDR allows the user to incorporate up to nine of these devices on one bus as outlined in Table 9.

Table 9. Device Address Selection

ADDR0 Pin	ADDR1 Pin	7-Bit I ² C Device Address
V _{LOGIC}	V _{LOGIC}	0100000
No connect ¹	V _{LOGIC}	0100010
GND	V _{LOGIC}	0100011
V _{LOGIC}	No connect ¹	0101000
No connect ¹	No connect ¹	0101010
GND	No connect ¹	0101011
V _{LOGIC}	GND	0101100
No connect ¹	GND	0101110
GND	GND	0101111

¹ Not available in bipolar mode ($V_{SS} < 0$ V) or in low voltage mode ($V_{LOGIC} = 1.8$ V).

Table 10. Reduced Commands Operation Truth Table

Command Number	Control Bits[DB15:DB12]				Address Bits[DB11:DB8] ¹				Data Bits[DB7:DB0] ¹								Operation		
	C3	C2	C1	C0	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0			
0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	NOP: do nothing		
1	0	0	0	1	0	0	0	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to RDAC		
2	0	0	1	0	0	0	0	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to input shift register		
3	0	0	1	1	0	0	A1	A0	X	X	X	X	X	X	D1	D0	Read back contents		
																	D1	D0	Data
																	0	1	EEPROM
																	1	1	RDAC
9	0	1	1	1	0	0	0	A0	X	X	X	X	X	X	X	X	1	Copy RDAC register to EEPROM	
10	0	1	1	1	0	0	0	A0	X	X	X	X	X	X	X	X	0	Copy EEPROM into RDAC	
14	1	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	Software reset	
15	1	1	0	0	A3	0	0	A0	X	X	X	X	X	X	X	D0	Software shutdown		
																	D0	Condition	
																	0	Normal mode	
																		1	Shutdown mode

¹X = don't care.

Table 11. Reduced Address Bits Table

A3	A2	A1	A0	Channel	Stored Channel Memory
1	X ¹	X ¹	X ¹	All channels	Not applicable
0	0	0	0	RDAC1	RDAC1
0	0	0	1	RDAC2	Not applicable
0	0	1	0	Not applicable	RDAC2

¹X = don't care.

ADVANCED CONTROL MODES

The AD5122A/AD5142A digital potentiometers include a set of user programming features to address the wide number of applications for these universal adjustment devices (see Table 16 and Table 18).

Key programming features include the following:

- Input register
- Linear gain setting mode
- A low wiper resistance feature
- Linear increment and decrement instructions
- ± 6 dB increment and decrement instructions
- Burst mode
- Reset
- Shutdown mode

Input Register

The AD5122A/AD5142A include one input register per RDAC register. These registers allow preloading of the value for the associated RDAC register. These registers can be written to using Command 2 and read back from using Command 3 (see Table 16).

This feature allows a synchronous update of one or both RDAC registers at the same time.

The transfer from the input register to the RDAC register is done synchronously by Command 8 (see Table 16).

If new data is loaded in an RDAC register, this RDAC register automatically overwrites the associated input register.

Linear Gain Setting Mode

The proprietary architecture of the AD5122A/AD5142A allows the independent control of each string resistor, R_{AW} , and R_{WB} . To enable linear gain setting mode, use Command 16 (see Table 16) to set Bit D2 of the control register (see Table 18).

This mode of operation can control the potentiometer as two independent rheostats connected at a single point, W terminal, as opposed to potentiometer mode where each resistor is complementary, $R_{AW} = R_{AB} - R_{WB}$.

This mode enables a second input and an RDAC register per channel, as shown in Table 16; however, the actual RDAC contents remain unchanged. The same operations are valid for potentiometer and linear gain setting mode.

If the INDEP pin is pulled high, the device powers up in linear gain setting mode and loads the values stored in the associated memory locations for each channel (see Table 17). The INDEP pin and the D2 bit are connected internally to a logic OR gate; if one or both are set to 1, the parts cannot operate in potentiometer mode.

Low Wiper Resistance Feature

The AD5122A/AD5142A include two commands to reduce the wiper resistance between the terminals when the device achieves full scale or zero scale. These extra positions are called bottom scale, BS, and top scale, TS. The resistance between Terminal A and Terminal W at top scale is specified as R_{TS} . Similarly, the bottom scale resistance between Terminal B and Terminal W is specified as R_{BS} .

The contents of the RDAC registers are unchanged by entering in these positions. There are three ways to exit from top scale and bottom scale: by using Command 12 or Command 13 (see Table 16); by loading new data in an RDAC register, which includes increment/decrement operations; or by entering shutdown mode, Command 15 (see Table 16).

Table 12 and Table 13 show the truth tables for the top scale position and the bottom scale position, respectively, when potentiometer or linear gain setting mode is enabled.

Table 12. Top Scale Truth Table

Linear Gain Setting Mode		Potentiometer Mode	
R_{AW}	R_{WB}	R_{AW}	R_{WB}
R_{AB}	R_{AB}	R_{TS}	R_{AB}

Table 13. Bottom Scale Truth Table

Linear Gain Setting Mode		Potentiometer Mode	
R_{AW}	R_{WB}	R_{AW}	R_{WB}
R_{TS}	R_{BS}	R_{AB}	R_{BS}

Linear Increment and Decrement Instructions

The increment and decrement commands (Command 4 and Command 5 in Table 16) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to send an increment or decrement command to the device. The adjustment can be individual or in a ganged potentiometer arrangement, where all wiper positions are changed at the same time.

For an increment command, executing Command 4 automatically moves the wiper to the next RDAC position. This command can be executed in a single channel or in multiple channels.

±6 dB Increment and Decrement Instructions

Two programming instructions produce logarithmic taper increment or decrement of the wiper position control by an individual potentiometer or by a ganged potentiometer arrangement where all RDAC register positions are changed simultaneously. The +6 dB increment is activated by Command 6, and the –6 dB decrement is activated by Command 7 (see Table 16). For example, starting with the zero-scale position and executing Command 6 ten times moves the wiper in 6 dB steps to the full-scale position. When the wiper position is near the maximum setting, the last 6 dB increment instruction causes the wiper to go to the full-scale position (see Table 14).

Incrementing the wiper position by +6 dB essentially doubles the RDAC register value, whereas decrementing the wiper position by –6 dB halves the register value. Internally, the AD5122A/AD5142A use shift registers to shift the bits left and right to achieve a ±6 dB increment or decrement. These functions are useful for various audio/video level adjustments, especially for white LED brightness settings in which human visual responses are more sensitive to large adjustments than to small adjustments.

Table 14. Detailed Left Shift and Right Shift Functions for the ±6 dB Step Increment and Decrement

Left Shift (+6 dB/Step)	Right Shift (–6 dB/Step)
0000 0000	1111 1111
0000 0001	0111 1111
0000 0010	0011 1111
0000 0100	0001 1111
0000 1000	0000 1111
0001 0000	0000 0111
0010 0000	0000 0011
0100 0000	0000 0001
1000 0000	0000 0000
1111 1111	0000 0000

Burst Mode

By enabling the burst mode, multiple data bytes can be sent to the part consecutively. After the command byte, the part interprets the following consecutive bytes as data bytes for the command.

A new command can be sent by generating a repeat start or by a stop and start condition.

The burst mode is activated by setting Bit D3 of the control register (see Table 18).

Reset

The AD5122A/AD5142A can be reset through software by executing Command 14 (see Table 16) or through hardware on the low pulse of the RESET pin. The reset command loads the RDAC registers with the contents of the EEPROM and takes approximately 30 μs. The EEPROM is preloaded to midscale at the factory, and initial power-up is, accordingly, at midscale. Tie RESET to V_{LOGIC} if the RESET pin is not used.

Shutdown Mode

The AD5122A/AD5142A can be placed in shutdown mode by executing the software shutdown command, Command 15 (see Table 16), and setting the LSB (D0) to 1. This feature places the RDAC in a zero power consumption state where the device operates in potentiometer mode, Terminal A is open-circuited and the wiper, Terminal W, is connected to Terminal B; however, a finite wiper resistance of 40 Ω is present. When the device is configured in linear gain setting mode, the resistor addressed, R_{AW} or R_{WB}, is internally placed at high impedance. Table 15 shows the truth table depending on the device operating mode. The contents of the RDAC register are unchanged by entering shutdown mode. However, all commands listed in Table 16 are supported while in shutdown mode. Execute Command 15 (see Table 16) and set the LSB (D0) to 0 to exit shutdown mode.

Table 15. Truth Table for Shutdown Mode

Linear Gain Setting Mode		Potentiometer Mode	
R _{AW}	R _{WB}	R _{AW}	R _{WB}
High impedance	High impedance	High impedance	R _{BS}

EEPROM OR RDAC REGISTER PROTECTION

The EEPROM and RDAC registers can be protected by disabling any update to these registers. This can be done by using software. If these registers are protected by software, set Bit D0 and/or Bit D1 (see Table 18), which protects the RDAC and EEPROM registers independently.

When RDAC is protected, the only operation allowed is to copy the EEPROM into the RDAC register.

INDEP PIN

If the INDEP pin is pulled high at power-up, the part operates in linear gain setting mode, loading each string resistor, R_{AWX} and R_{WBX}, with the value stored into the EEPROM (see Table 17). If the pin is pulled low, the part powers up in potentiometer mode.

The INDEP pin and the D2 bit are connected internally to a logic OR gate; if one or both are set to 1, the part cannot operate in potentiometer mode (see Table 18).

Table 16. Advanced Command Operation Truth Table

Command Number	Command Bits[DB15:DB12]				Address Bits[DB11:DB8] ¹				Data Bits[DB7:DB0] ¹								Operation				
	C3	C2	C1	C0	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0					
0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	NOP: do nothing				
1	0	0	0	1	0	A2	0	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to RDAC				
2	0	0	1	0	0	A2	0	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to input register				
3	0	0	1	1	X	A2	A1	A0	X	X	X	X	X	X	D1	D0	Read back contents				
																	D1	D0	Data		
																	0	0	Input register		
																	0	1	EEPROM		
																	1	0	Control register		
																			1	1	RDAC
4	0	1	0	0	A3	A2	0	A0	X	X	X	X	X	X	X	1	Linear RDAC increment				
5	0	1	0	0	A3	A2	0	A0	X	X	X	X	X	X	X	0	Linear RDAC decrement				
6	0	1	0	1	A3	A2	0	A0	X	X	X	X	X	X	X	1	+6 dB RDAC increment				
7	0	1	0	1	A3	A2	0	A0	X	X	X	X	X	X	X	0	-6 dB RDAC decrement				
8	0	1	1	0	0	A2	0	A0	X	X	X	X	X	X	X	X	Copy input register to RDAC (software LRDAC)				
9	0	1	1	1	0	A2	0	A0	X	X	X	X	X	X	X	1	Copy RDAC register to EEPROM				
10	0	1	1	1	0	A2	0	A0	X	X	X	X	X	X	X	0	Copy EEPROM into RDAC				
11	1	0	0	0	0	0	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of serial register data to EEPROM				
12	1	0	0	1	A3	A2	0	A0	1	X	X	X	X	X	X	X	D0	Top scale			
																		D0 = 0; normal mode			
																	D0	D0 = 1; shutdown mode			
13	1	0	0	1	A3	A2	0	A0	0	X	X	X	X	X	X	X	D0	Bottom scale			
																		D0 = 1; enter			
																	D0	D0 = 0; exit			
14	1	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	Software reset				
15	1	1	0	0	A3	A2	0	A0	X	X	X	X	X	X	X	X	D0	Software shutdown			
																		D0 = 0; normal mode			
																	D0	D0 = 1; device placed in shutdown mode			
16	1	1	0	1	X	X	X	X	X	X	X	D3	D2	D1	D0	Copy serial register data to control register					

¹X = don't care.

Table 17. Address Bits

A3	A2	A1	A0	Potentiometer Mode		Linear Gain Setting Mode		Stored Channel Memory
				Input Register	RDAC Register	Input Register	RDAC Register	
1	X ¹	X ¹	X ¹	All channels	All channels	All channels	All channels	Not applicable
0	0	0	0	RDAC1	RDAC1	R _{WB1}	R _{WB1}	RDAC1/R _{WB1}
0	1	0	0	Not applicable	Not applicable	R _{AW1}	R _{AW1}	Not applicable
0	0	0	1	RDAC2	RDAC2	R _{WB2}	R _{WB2}	R _{AW1}
0	1	0	1	Not applicable	Not applicable	R _{AW2}	R _{AW2}	Not applicable
0	0	1	0	Not applicable	Not applicable	Not applicable	Not applicable	RDAC2/R _{WB2}
0	0	1	1	Not applicable	Not applicable	Not applicable	Not applicable	R _{AW2}

¹X = don't care.

Table 18. Control Register Bit Descriptions

Bit Name	Description
D0	RDAC register write protect 0 = wiper position frozen to value in EEPROM memory 1 = allows update of wiper position through digital interface (default)
D1	EEPROM program enable 0 = EEPROM program disabled 1 = enables device for EEPROM program (default)
D2	Linear setting mode/potentiometer mode 0 = potentiometer mode (default) 1 = linear gain setting mode
D3	Burst mode (I ² C only) 0 = disabled (default) 1 = enabled (no disable after stop or repeated start condition)

RDAC ARCHITECTURE

To achieve optimum performance, Analog Devices, Inc., has proprietary RDAC segmentation architecture for all the digital potentiometers. In particular, the AD5122A/AD5142A employ a three-stage segmentation approach, as shown in Figure 38. The AD5122A/AD5142A wiper switch is designed with the transmission gate CMOS topology and with the gate voltage derived from V_{DD} and V_{SS}.




Figure 38. AD5122A/AD5142A Simplified RDAC Circuit

Top Scale/Bottom Scale Architecture

In addition, the AD5122A/AD5142A include new positions to reduce the resistance between terminals. These positions are called bottom scale and top scale. At bottom scale, the typical wiper resistance decreases from 130 Ω to 60 Ω (R_{AB} = 100 kΩ). At top scale, the resistance between Terminal A and Terminal W is decreased by 1 LSB, and the total resistance is reduced to 60 Ω (R_{AB} = 100 kΩ).

PROGRAMMING THE VARIABLE RESISTOR

Rheostat Operation—±8% Resistor Tolerance

The AD5122A/AD5142A operate in rheostat mode when only two terminals are used as a variable resistor. The unused terminal can be floating, or it can be tied to Terminal W, as shown in Figure 39.




Figure 39. Rheostat Mode Configuration

The nominal resistance between Terminal A and Terminal B, R_{AB}, is 10 kΩ or 100 kΩ, and has 128/256 tap points accessed by the wiper terminal. The 7-bit/8-bit data in the RDAC latch is decoded to select one of the 128/256 possible wiper settings. The general equations for determining the digitally programmed output resistance between Terminal W and Terminal B are

AD5122A:

$$R_{WB}(D) = \frac{D}{128} \times R_{AB} + R_W \quad \text{From 0x00 to 0x7F} \quad (1)$$

AD5142A:

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W \quad \text{From 0x00 to 0xFF} \quad (2)$$

where:

D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

R_{AB} is the end-to-end resistance.

R_W is the wiper resistance.

In potentiometer mode, similar to the mechanical potentiometer, the resistance between Terminal W and Terminal A also produces a digitally controlled complementary resistance, R_{WA}. R_{WA} also gives a maximum of 8% absolute resistance error. R_{WA} starts at the maximum resistance value and decreases as the data loaded into the latch increases. The general equations for this operation are

AD5122A:

$$R_{AW}(D) = \frac{128 - D}{128} \times R_{AB} + R_W \quad \text{From 0x00 to 0x7F} \quad (3)$$

AD5142A:

$$R_{AW}(D) = \frac{256 - D}{256} \times R_{AB} + R_W \quad \text{From 0x00 to 0xFF} \quad (4)$$

where:

D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

R_{AB} is the end-to-end resistance.

R_W is the wiper resistance.

If the part is configured in linear gain setting mode, the resistance between Terminal W and Terminal A is directly proportional to the code loaded in the associate RDAC register. The general equations for this operation are

AD5122A:

$$R_{AW}(D) = \frac{D}{128} \times R_{AB} + R_W \quad \text{From } 0x00 \text{ to } 0x7F \quad (5)$$

AD5142A:

$$R_{AW}(D) = \frac{D}{256} \times R_{AB} + R_W \quad \text{From } 0x00 \text{ to } 0xFF \quad (6)$$

where:

D is the decimal equivalent of the binary code in the 7-bit/8-bit RDAC register.

R_{AB} is the end-to-end resistance.

R_W is the wiper resistance.

In the bottom scale condition or top scale condition, a finite total wiper resistance of 40 Ω is present. Regardless of which setting the part is operating in, limit the current between Terminal A to Terminal B, Terminal W to Terminal A, and Terminal W to Terminal B, to the maximum continuous current or to the pulse current specified in Table 5. Otherwise, degradation or possible destruction of the internal switch contact can occur.

PROGRAMMING THE POTENTIOMETER DIVIDER

Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A that is proportional to the input voltage at A to B, as shown in Figure 40.




Figure 40. Potentiometer Mode Configuration

Connecting Terminal A to 5 V and Terminal B to ground produces an output voltage at the Wiper W to Terminal B ranging from 0 V to 5 V. The general equation defining the output voltage at V_W with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$V_W(D) = \frac{R_{WB}(D)}{R_{AB}} \times V_A + \frac{R_{AW}(D)}{R_{AB}} \times V_B \quad (7)$$

where:

$R_{WB}(D)$ can be obtained from Equation 1 and Equation 2.

$R_{AW}(D)$ can be obtained from Equation 3 and Equation 4.

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, R_{AW} and R_{WB} , and not the absolute values. Therefore, the temperature drift reduces to 5 ppm/ $^{\circ}$ C.

TERMINAL VOLTAGE OPERATING RANGE

The AD5122A/AD5142A are designed with internal ESD diodes for protection. These diodes also set the voltage boundary of the terminal operating voltages. Positive signals present on Terminal A, Terminal B, or Terminal W that exceed V_{DD} are clamped by the forward-biased diode. There is no polarity constraint between V_A , V_W , and V_B , but they cannot be higher than V_{DD} or lower than V_{SS} .




Figure 41. Maximum Terminal Voltages Set by V_{DD} and V_{SS}

POWER-UP SEQUENCE

Because there are diodes to limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 41), it is important to power up V_{DD} first before applying any voltage to Terminal A, Terminal B, and Terminal W. Otherwise, the diode is forward-biased such that V_{DD} is powered unintentionally. The ideal power-up sequence is V_{SS} , V_{DD} , V_{LOGIC} , digital inputs, and V_A , V_B , and V_W . The order of powering V_A , V_B , V_W , and digital inputs is not important as long as they are powered after V_{SS} , V_{DD} , and V_{LOGIC} . Regardless of the power-up sequence and the ramp rates of the power supplies, once V_{DD} is powered, the power-on preset activates, which restores EEPROM values to the RDAC registers.

LAYOUT AND POWER SUPPLY BIASING

It is always a good practice to use a compact, minimum lead length layout design. Ensure that the leads to the input are as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance. It is also good practice to bypass the power supplies with quality capacitors. Apply low equivalent series resistance (ESR) 1 μ F to 10 μ F tantalum or electrolytic capacitors at the supplies to minimize any transient disturbance and to filter low frequency ripple. Figure 42 illustrates the basic supply bypassing configuration for the AD5122A/AD5142A.





Figure 42. Power Supply Bypassing


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WEED-6.

Figure 43. 16-Lead Lead Frame Chip Scale Package [LF CSP]
 3 mm x 3 mm Body and 0.75 mm Package Height
 (CP-16-22)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 44. 16-Lead Thin Shrink Small Outline Package [TSSOP]
 (RU-16)

Dimensions shown in millimeters

ORDERING GUIDE

Model ^{1,2,3}	R _{AB} (kΩ)	Resolution	Interface	Temperature Range	Package Description	Package Option	Branding
AD5122ABCPZ10-RL7	10	128	I ² C	−40°C to +125°C	16-Lead LFCSP	CP-16-22	DHA
AD5122ABCPZ100-RL7	100	128	I ² C	−40°C to +125°C	16-Lead LFCSP	CP-16-22	DHG
AD5122AWBCPZ10-RL7	10	128	I ² C	−40°C to +125°C	16-Lead LFCSP	CP-16-22	DN1
AD5122ABRUZ10	10	128	I ² C	−40°C to +125°C	16-lead TSSOP	RU-16	
AD5122ABRUZ100	100	128	I ² C	−40°C to +125°C	16-lead TSSOP	RU-16	
AD5122ABRUZ10-RL7	10	128	I ² C	−40°C to +125°C	16-lead TSSOP	RU-16	
AD5122ABRUZ100-RL7	100	128	I ² C	−40°C to +125°C	16-lead TSSOP	RU-16	
AD5142ABCPZ10-RL7	10	256	I ² C	−40°C to +125°C	16-Lead LFCSP	CP-16-22	DH7
AD5142ABCPZ100-RL7	100	256	I ² C	−40°C to +125°C	16-Lead LFCSP	CP-16-22	DH4
AD5142AWBCPZ10-RL7	10	256	I ² C	−40°C to +125°C	16-Lead LFCSP	CP-16-22	DMZ
AD5142ABRUZ10	10	256	I ² C	−40°C to +125°C	16-lead TSSOP	RU-16	
AD5142ABRUZ100	100	256	I ² C	−40°C to +125°C	16-lead TSSOP	RU-16	
AD5142ABRUZ10-RL7	10	256	I ² C	−40°C to +125°C	16-lead TSSOP	RU-16	
AD5142ABRUZ100-RL7	100	256	I ² C	−40°C to +125°C	16-lead TSSOP	RU-16	
EVAL-AD5142ADBZ					Evaluation Board		

¹ Z = RoHS Compliant Part.

² The evaluation board is shipped with the 10 kΩ R_{AB} resistor option; however, the board is compatible with both of the available resistor value options.

³ W = Qualified for Automotive Applications.

AUTOMOTIVE PRODUCTS

The [AD5122AW/AD5142AW](#) models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

NOTES

NOTES

NOTES

I²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[AD5122ABRUZ10](#) [AD5142ABRUZ10](#) [AD5122ABCPZ100-RL7](#) [AD5142ABCPZ100-RL7](#) [AD5142ABCPZ10-RL7](#)
[AD5122ABCPZ10-RL7](#) [AD5142ABRUZ100](#) [AD5122ABRUZ100](#) [AD5142AWBCPZ10-RL7](#) [AD5122AWBCPZ10-RL7](#)
[AD5122ABRUZ100-RL7](#) [AD5142ABRUZ100-RL7](#) [AD5122ABRUZ10-RL7](#) [AD5142ABRUZ10-RL7](#)