### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	0.3V to +6V
OUT, SCL, SDA to GND	
Maximum Current into Any Pin	50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
5-Pin SOT23 (derate 7.1mW/°C above +70°C).	571mW

**Operating Temperature Ranges** 

MAX538EUK-T	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Maximum Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +2.7V \text{ to } +3.6V \text{ (MAX5380)}, V_{DD} = +4.5V \text{ to } +5.5V \text{ (MAX5381)}, V_{DD} = +2.7V \text{ to } +5.5V \text{ (MAX5382)}; R_{L} = 10k\Omega; C_{L} = 50pF, T_{A} = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are T\_{A} = +25°C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS	
STATIC ACCURACY				1				
Resolution				8			Bits	
Integral Linearity Error	INL	(Note 1)				±1	LSB	
Differential Linearity Error	DNL	Guaranteed monotor	nic			±1	LSB	
Offset Error		(Note 2)			±1	±25	mV	
Offset Error Supply Rejection		MAX5382 (Notes 2, 3	3)	60			dB	
Offset Error Temperature		(Note 2)	MAX5380/MAX5381		3		ppm/°C	
Coefficient			MAX5382		1			
Full-Scale Error		Code = 255	MAX5380/MAX5381			10	% of	
		COUE = 255	MAX5382			5	ideal FS	
Full-Scale Error Supply Rejection		Code = 255, MAX53	80/MAX5281 (Note 4)			50	dB	
Full-Scale Error Temperature	rror Temperature	Code = 255	MAX5380/MAX5381		±40		nnm/00	
Coefficient		COUE = 255	MAX5382		±10		ppm/°C	
DAC OUTPUT	ł			-				
		MAX5380 MAX5381 MAX5382		1.8	2	2.2	V	
Internal Reference (Note 5)	REF			3.6	4	4.4		
				0.85 x	0.9 x	0.95 x		
		IVIAA5562		V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>		
Output Load Regulation		Code = 255, 0 to 100µA			0.5		LSB	
		Code = 0, 0 to 100µA		0.5				
Output Resistance		$V_{OUT} = 0$ to $V_{DD}$ , po	wer-down mode		10		kΩ	
DYNAMIC PERFORMANCE								
Voltage Output Slew Rate		Positive and negative	e		0.4		V/µs	
Output Settling Time		To 1/2 LSB, 50k $\Omega$ and 50pF load (Note 6)			20		μs	
Digital Feedthrough		Code = 0, all digital inputs from 0 to $V_{DD}$			2		nVs	
Digital-Analog Glitch Impulse		Code 127 to 128			40		nVs	
Wake-Up Time		From software shutd	own		50		μs	

### ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7V \text{ to } +3.6V \text{ (MAX5380)}, V_{DD} = +4.5V \text{ to } +5.5V \text{ (MAX5381)}, V_{DD} = +2.7V \text{ to } +5.5V \text{ (MAX5382)}; R_L = 10k\Omega; C_L = 50pF, T_A = T_{MIN} \text{ to } T_{MAX}$ , unless otherwise noted. Typical values are  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
POWER REQUIREMENTS								
		MAX5380		2.7		3.6		
Supply Voltage	V <sub>DD</sub>	MAX5381		4.5		5.5	V	
		MAX5382		2.7		5.5	ĺ	
Supply Current		No load, all digital input	s at 0 or V <sub>DD</sub> , code = 255		150	230		
Supply Current	IDD	Shutdown mode				1	μA	
DIGITAL INPUTS (SCL, SDA)								
Input Low Voltage	VIL				(	0.3 x V <sub>DD</sub>	V	
Input High Voltage	VIH			0.7 x V <sub>DI</sub>	)		V	
Input Hysteresis	V <sub>HYS</sub>			(	).05 x V <sub>D</sub>	D	V	
Input Capacitance	CIN	(Note 7)			10		pF	
Input Leakage Current	lin					±10	μA	
Pulse Width of Spike Suppressed	tsp			0		50	ns	
DIGITAL OUTPUT (SDA, open d	rain)							
Output Low Voltage	Vol	I <sub>SINK</sub> = 3mA				0.4	V	
Output Low Voltage		I <sub>SINK</sub> = 6mA				0.6	v	
Output Fall Time	toF	V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub> , bus capacitance =	I <sub>SINK</sub> = 3mA			250	ns	
		10pF to 400pF	I <sub>SINK</sub> = 6mA		250			

# TIMING CHARACTERISTICS

(Figure 3; V<sub>DD</sub> = +2.7V to +3.6V (MAX5380), V<sub>DD</sub> = +4.5V to +5.5V (MAX5381), V<sub>DD</sub> = +2.7V to +5.5V (MAX5382); R<sub>L</sub> = 10k $\Omega$ ; C<sub>L</sub> = 50pF, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are T<sub>A</sub> = +25°C.) (Note 7)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SCL Clock Frequency	fscl		0		400	kHz
Bus Free Time Between a STOP and a START Condition	tBUF		1.3			μs
Hold Time Repeated for a START Condition	thd:sta		0.6			μs
Low Period of the SCL Clock	tLOW		1.3			μs
High Period of the SCL Clock	thigh		0.6			μs
Setup Time for a Repeated START Condition	tsu:sta		0.6			μs
Data Hold Time	thd:dat		0		0.9	μs
Data Setup Time	tsu:dat		100			ns

# TIMING CHARACTERISTICS (continued)

(Figure 3;  $V_{DD} = +2.7V$  to +3.6V (MAX5380),  $V_{DD} = +4.5V$  to +5.5V (MAX5381),  $V_{DD} = +2.7V$  to +5.5V (MAX5382);  $R_L = 10k\Omega$ ;  $C_L = 50pF$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are  $T_A = +25^{\circ}C$ .) (Note 7)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Rise Time of Both SDA and SCL Signals	tr				300	ns
Fall Time of Both SDA and SCL Signals	t <sub>f</sub>				300	ns
Setup Time for STOP Condition	tsu:sto		0.6			μs
Capacitive Load for Each Bus Line	Cb				400	pF

Note 1: Guaranteed from code 5 to code 255.

Note 2: The offset value extrapolated from the range over which the INL is guaranteed.

**Note 3:** MAX5382 tested at  $V_{DD} = +5V \pm 10\%$ .

Note 4: MAX5380 tested at  $V_{DD}$  = +3V ±10%, MAX5381 tested at  $V_{DD}$  = 5V ±10%.


Note 5: Actual output voltages at full scale are 255/256 x VREF.

Note 6: Output settling time is measured by taking the code from code 5 to 255, and from code 255 to 5.

Note 7: Guaranteed by design.


### **Typical Operating Characteristics**

 $(V_{DD} = +3.0V \text{ (MAX5380)}, V_{DD} = +5.0V \text{ (MAX5381/MAX5382)}; R_{L} = 10k\Omega, T_{A} = +25^{\circ}C$ , unless otherwise noted.)




### Typical Operating Characteristics (continued)

(V<sub>DD</sub> = +3.0V (MAX5380), V<sub>DD</sub> = +5.0V (MAX5381/MAX5382);  $R_L$  = 10k $\Omega$ ,  $T_A$  = +25°C, unless otherwise noted.)




MAX5380/MAX5381/MAX5382



///XI//I


### **Typical Operating Characteristics (continued)**

 $(V_{DD} = +3.0V (MAX5380), V_{DD} = +5.0V (MAX5381/MAX5382); R_{L} = 10k\Omega, T_{A} = +25^{\circ}C$ , unless otherwise noted.)



# **Pin Description**

PIN	NAME	FUNCTION
1	OUT	DAC Voltage Output
2	GND	Ground
3	V <sub>DD</sub>	Power-Supply Input
4	SDA	Serial Data Input
5	SCL	Serial Clock Input






Figure 1. Functional Diagram

### Та

1. Unipolar Code Output Voltage						
DAC CODE		OUTPUT VOLTAGE				
DACCODE	MAX5380	MAX5381	MAX5382			
1111 1111	2V x (255 / 256)	4V x (255 / 256)	0.9 × V <sub>DD</sub> × (255 / 256)			
1000 0000	+1V	+2V	0.9 × V <sub>DD</sub> / 2			
0000 0001	7.8mV	15.6mV	0.9 x V <sub>DD</sub> / 256			
0000 0000	0	0	0			

### **Detailed Description**

The MAX5380/MAX5381/MAX5382 voltage-output, 8-bit digital-to-analog converters (DACs) offer full 8-bit performance with less than 1LSB integral nonlinearity error and less than 1LSB differential nonlinearity error, ensuring monotonic performance. The devices use a simple 2-wire, fast-mode I<sup>2</sup>C-compatible serial interface that operates at up to 400kHz. The MAX5380/MAX5381/ MAX5382 include an internal reference, an output buffer, and a low-current shutdown mode, which make these devices ideal for low-power, highly integrated applications (See Figure 1. Functional Diagram).

#### Analog Section

The MAX5380/MAX5381/MAX5382 employ a currentsteering DAC topology as shown in Figure 2. At the core of the DAC is a reference voltage-to-current converter (V/I) that generates a reference current. This current is mirrored to 255 equally weighted current sources. DAC switches control the outputs of these current mirrors so that only the desired fraction of the total current-mirror currents is steered to the DAC output. The current is then converted to a voltage across a resistor, and this voltage is buffered by the output buffer amplifier.

#### **Output Voltage**

Table 1 shows the relationship between the DAC code and the analog output voltage. The 8-bit DAC code is binary unipolar with 1LSB = VRFF / 256. The MAX5380/ MAX5381 have a full-scale output voltage of (+2V -1LSB) and (+4V - 1LSB), respectively, set by the internal references. The MAX5382 has a full-scale output voltage of (0.9 x VDD - 1LSB).

#### **Output Buffer**

The DAC voltage output is an internally buffered unitygain follower that typically slews at ±0.4V/µs. The output can swing from 0 to full scale. With a 1/4 FS to 3/4 FS output transition, the amplifier outputs typically settle to 1/2LSB in less than 5µs when loaded with  $10k\Omega$  in parallel with 50pF. The buffer amplifiers are stable with any combination of resistive loads >10k $\Omega$  and capacitive loads <50pF.






Figure 3. 2-Wire Serial Interface Timing Diagram




Figure 4. Typical Application Circuit

#### Power-On Reset

The MAX5380/MAX5381/MAX5382 have a power-on reset circuit to set the DAC's output to 0 when V<sub>DD</sub> is first applied or when V<sub>DD</sub> dips below 1.7V (typ). This ensures that unwanted DAC output voltages will not occur immediately following a system startup, such as

after a loss of power. The output glitch at startup is typically less than 50mV.

#### Shutdown Mode

The MAX5380/MAX5381/MAX5382 include a softwarecontrolled shutdown mode that reduces the supply current to <1 $\mu$ A. All internal circuitry is disabled, and an internal 10k $\Omega$  resistor is placed from OUT to GND to ensure 0V at OUT while in shutdown. The device enters shutdown in less than 5 $\mu$ s and exits shutdown in less than 50 $\mu$ s.

### **Digital Section**

#### Serial Interface

The MAX5380/MAX5381/MAX5382 use a simple 2-wire serial interface requiring only two I/O lines (2-wire bus) of a standard microprocessor ( $\mu$ P) port. Figure 3 shows the timing diagram for signals on the 2-wire bus.

The two bus lines (SDA and SCL) must be high when the bus is not in use. The MAX5380/MAX5381/ MAX5382 are receive-only devices (slaves) and must be controlled by a bus master device. Figure 4 shows a typical application where up to four devices can be connected to the bus, provided they have different address settings. External pull-up resistors are not necessary on these lines (when driven by push-pull drivers), though these DACs can be used in applications where pull-up resistors are required (such as in  $I^2C$ systems) to maintain compatibility with existing circuitry. The serial interface operates at SCL rates up to 400kHz. The SDA state is allowed to change only while SCL is low, with the exception of START and STOP conditions as shown in Figure 5. Each transmission consists of a START condition sent by the bus master




Figure 5. START and STOP Conditions

device, followed by the MAX5380/MAX5381/MAX5382s' preset slave address, a power-mode bit, the DAC data, and finally, a STOP condition (Figure 6). The bus is then free for another transmission.

SDA's state is sampled and therefore must remain stable while SCL is high. Data is transmitted in 8-bit bytes. Nine clock cycles are required to transfer each byte to the MAX5380/MAX5381/MAX5382. Release SDA during the 9th clock cycle since the selected device acknowledges receipt of the byte by pulling SDA low during this time. A series resistor on the SDA line may be needed if the master's output is forced high while the selected device acknowledges (Figure 4).

#### Slave Address

The MAX5380/MAX5381/MAX5382 are available with one of four preset slave addresses. Each address option is identified by the suffix L, M, N, or P added to the part number. The address is defined as the 7MSBs sent by the master after a START condition. The address options are 0x60, 0x62, 0x64, 0x66 (left justified with LSB set to 0). The 8th bit, typically used to

define a write or read protocol, sets the device's power mode (SHDN). The device is powered-down when SHDN is set to one. During a device search routine, the MAX5380/MAX5381/MAX5382 acknowledge both options (SHDN = 0 or SHDN = 1), but do not change their power state if a stop condition (or restart) is issued immediately. The second byte (DAC data) must be sent/received for the device to update both power mode and DAC output.

### DAC Data

The 8-bit DAC data is decoded as straight binary MSB first with  $1LSB = V_{REF} / 256$  and converted into the corresponding analog voltage as shown in Table 1. After receiving the data byte, the devices acknowledge its receipt and expect a STOP condition, at which point the DAC output is updated.

The MAX5380/MAX5381/MAX5382 update the output and the power mode only if the second byte is clocked in (SHDN = 0) or out (SHDN = 1) of the device. When SHDN = 1, the master will read all ones when clocking out a data byte. The MAX5380/MAX5381/MAX5382 do not drive SDA except for the acknowledge bit.

### *I<sup>2</sup>C Compatibility*

The MAX5380/MAX5381/MAX5382 are compatible with existing I<sup>2</sup>C systems. SCL and SDA are high-impedance inputs; SDA has an open drain that pulls the data line low during the 9th clock pulse. Figure 7 shows a typical I<sup>2</sup>C application. The communication protocol supports standard I<sup>2</sup>C 8-bit communications. The general call address is ignored, and CBUS formats are not supported. The devices' address is compatible with the 7-bit I<sup>2</sup>C addressing protocol only. No 10-bit formats




Figure 6. A Complete Serial Transmission




Figure 7. Typical I<sup>2</sup>C Application

are supported. RESTART protocol is supported, but an immediate STOP condition is necessary to update the DAC. The 8th bit of the address byte, typically used to indicate a read or write protocol, is used in the MAX5380/MAX5381/MAX5382 to enter or exit shutdown mode. When MAX5380/MAX5381/MAX5382 are addressed in I<sup>2</sup>C read mode, they enter shutdown mode.

## \_Applications Information

#### **Digital Inputs and Interface Logic**

The serial 2-wire interface has logic levels defined as  $V_{IL} = 0.3 \times V_{DD}$  and  $V_{IH} = 0.7 \times V_{DD}$ . All inputs include Schmitt trigger buffers to accept slow-transition interfaces. This means that optocouplers can interface directly to the MAX5380/MAX5381/MAX5382 without additional external logic. The digital inputs are compatible with CMOS logic levels and must not be driven with voltages higher than V<sub>DD</sub>.

### **Power-Supply Bypassing and Layout**


Careful printed circuit board layout is important for best system performance. To reduce crosstalk and noise injection, keep analog and digital signals separate. Ensure that the ground return from GND to the supply ground is short and low impedance; a ground plane is recommended. Bypass VDD with a 0.1 $\mu$ F capacitor to ground as close as possible to the device. If the supply is excessively noisy, connect a 10 $\Omega$  resistor in series with the supply and VDD and add additional capacitance.

### Chip Information

TRANSISTOR COUNT: 2910

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

#### \_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products

12

Printed USA

is a registered trademark of Maxim Integrated Products.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX5380MEUK+TMAX5381LEUK+TMAX5380LEUK+TMAX5382LEUK+TMAX5380NEUK+TMAX5380PEUK+TMAX5381MEUK+TMAX5381NEUK+TMAX5381PEUK+TMAX5382NEUK+TMAX5382NEUK+TMAX5382PEUK+TMAX5382PEUK+TGE4MAX5382PEUK+TGE4MAX5382NEUK+T