#### **ABSOLUTE MAXIMUM RATINGS**

AVCC, DVCC to AGND, DGND0.3V to +4V	Operating Temperature Range40°C to +85°C
RI+, RI- to AGND, DGND0.3V to +4V	Junction Temperature+150°C
All Other Pins to DGND0.3V to DV <sub>CC</sub> + 0.3V	Storage Temperature Range65°C to +150°C
ROUT_ Short-Circuit Duration (Note 1)Continuous	ESD Rating (Human Body Model, RI+, RI-)±8kV
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	Lead Temperature (soldering, 10s)+300°C
28-Pin SSOP (derate 9.5mW/°C above +70°C)762mW	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{AVCC} = V_{DVCC} = +3.0V \text{ to } +3.6V, \text{ differential input voltage } |V_{ID}| = 0.1V \text{ to } 1.2V, \text{ common-mode voltage } V_{CM} = |V_{ID}/2| \text{ to } 2.4V - |V_{ID}/2|, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{AVCC} = V_{DVCC} = +3.3V, V_{CM} = 1.1V, |V_{ID}| = 0.2V, T_A = +25^{\circ}\text{C.}) \text{ (Notes 2, 3)}$ 

PARAMETER	SYMBOL		CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLY								•
		C <sub>L</sub> = 15pF,	MAX9206	16MHz		30	45	
Cupply Current	loo	worst-case	IVIAA9200	45MHz		57	75	1
Supply Current	Icc	pattern,	pattern, Figure 1  MAX9208  40MHz  60MHz		55	75	mA	
		Figure 1		60MHz		80	100	
Power-Down Supply Current	Iccx	PWRDWN = Id	DW .				1	mA
LVCMOS/LVTTL LOGIC INPUTS	(REN, REF	CLK, RCLK_R/	F, PWRDN)					
High-Level Input Voltage	VIH				2.0		Vcc	V
Low-Level Input Voltage	VIL				0		0.8	V
Input Current	I <sub>IN</sub>	VIN = OV, VAVO	CC, or VDVCC		-15		15	μΑ
LVCMOS/LVTTL LOGIC OUTPUT	S (ROUT_	RCLK, LOCK)						
High-Level Output Voltage	VoH	$I_{OH} = -5mA$			2.2	2.9	Vcc	V
Low-Level Output Voltage	VoL	$I_{OL} = 5mA$	I <sub>OL</sub> = 5mA		0	0.33	0.5	V
Output Short-Circuit Current	los	V <sub>ROUT</sub> = 0V			-15	-38	-85	mA
Output High-Impedance Current	loz		PWRDN = Iow, VROUT_ = VRCLK = VLOCK = 0V, VAVCC, or VDVCC		-1		1	μА
BLVDS SERIAL INPUT (RI+, RI-	)							
Differential Input High	V <sub>TH</sub>					9	100	mV
Differential Input Low Threshold	V <sub>T</sub> L				-100	-9		mV
lanut Current	1 1	0.1V ≤ IV <sub>ID</sub> I ≤	0.45V		-64		64	
Input Current I <sub>RI+</sub> , I <sub>RI-</sub>		0.45V < IV <sub>ID</sub> I ≤ 0.6V			-82		82	μΑ
Davier Off Indust Course	I <sub>RI+OFF</sub> ,	$0.1V \le  V_{ID}  \le 0.45V$ , $V_{AVCC} = V_{DVCC} = 0V$		-64		64		
Power-Off Input Current	I <sub>RI-OFF</sub>	$0.45V <  V_{ID}  \le 0.6V$ , $V_{AVCC} = V_{DVCC} = 0V$			-82		82	μΑ
Input Resistor 1	R <sub>IN1</sub>	VAVCC = VDVCC = 3.6V or 0V, Figure 2		4			kΩ	
Input Resistor 2	R <sub>IN2</sub>	VAVCC = VDVC	c = 3.6V  or  0V	Figure 2	150			kΩ

### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{AVCC} = V_{DVCC} = +3.0V \text{ to } +3.6V, C_L = 15 pF, \text{ differential input voltage } |V_{ID}| = 0.15V \text{ to } 1.2V, \text{ common-mode voltage } V_{CM} = |V_{ID}/2| \text{ to } 2.4V - |V_{ID}/2|, T_A = -40 °C \text{ to } +85 °C, \text{ unless otherwise noted. Typical values are at } V_{AVCC} = V_{DVCC} = +3.3V, V_{CM} = 1.1V, |V_{ID}| = 0.2V, T_A = +25 °C.) \text{ (Notes 4, 5)}$ 

PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS
REFERENCE CLOCK TIMING R	EQUIREME	EQUIREMENTS (REFCLK)					
REFCLK Frequency	fore	MAX9206	MAX9206 MAX9208			45	MHz
NEFOLK Frequency	fRFF	MAX9208				60	IVII⊐∠
REFCLK Frequency Variation	RFFV			-200		200	ppm
REFCLK Period	toron	MAX9206		22.222		62.500	ns
NEFOLK FOILOG	<sup>t</sup> RFCP	MAX9208		16.666		25	
REFCLK Duty Cycle	RFDC			30	50	70	%
REFCLK Input Transition Time	trett				3	6	ns
SWITCHING CHARACTERISTIC	s						
Recovered Clock (RCLK)	tRCP	MAX9206		22.222		62.500	ns
Period (Note 6)	IRCP	MAX9208		16.666		25	115
Low-to-High Transition Time	tCLH	Figure 3			1.5	3	ns
High-to-Low Transition Time	tCHL	Figure 3			2	3	ns
	t <sub>DD</sub>	Figure 4	MAX9206, 45MHz	1.75 x t <sub>RCP</sub> + 2	1.75 x t <sub>RCP</sub> - + 3.3	1.75 x t <sub>RCP</sub> + 6.5	
Deserializer Delay			MAX9208, 60MHz	1.75 x t <sub>RCP</sub> + 1.1	1.75 x t <sub>RCP</sub> -+ 3.3	.75 x t <sub>RCP</sub> + 5.6	ns
ROUT_ Data Valid Before RCLK	tros	Figure 5		0.4 x t <sub>RCP</sub>	0.5 x t <sub>RCF</sub>	)	ns
ROUT_ Data Valid After RCLK	troh	Figure 5		0.4 x t <sub>RCP</sub>	0.5 x t <sub>RCF</sub>	)	ns
RCLK Duty Cycle	trdc			43	50	57	%
OUTPUT High-to-High Impedance Delay	tHZR	C <sub>L</sub> = 5pF, Figure	6			8	ns
OUTPUT Low-to-High Impedance Delay	t <sub>LZR</sub>	$C_L = 5pF$ , Figure	9 6			8	ns
OUTPUT High-Impedance to High-State Delay	tzhr	$C_L = 5pF$ , Figure	e 6			6	ns
OUTPUT High-Impedance to Low-State Delay	<sup>t</sup> ZLR	$C_L = 5pF$ , Figure	9 6			6	ns
PLL Lock Time (from PWRDN Transition High)	tDSR1	Sync patterns at REFCLK stable; PWRDN transition low; Fig.	n high to $\overline{LOCK}$		`	:048 + 42) x t <sub>RFCP</sub>	ns

### AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{AVCC} = V_{DVCC} = +3.0V \text{ to } +3.6V, C_L = 15 \text{pF}, differential input voltage } |V_{ID}| = 0.15V \text{ to } 1.2V, common-mode voltage } V_{CM} = |V_{ID}/2| \text{ to } 2.4V - |V_{ID}/2|, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, unless otherwise noted. Typical values are at } V_{AVCC} = V_{DVCC} = +3.3V, V_{CM} = 1.1V, |V_{ID}| = 0.2V, T_A = +25^{\circ}\text{C}.) \text{ (Notes } 4,5)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
PLL Lock Time (from Start of Sync Patterns)	tDSR2	PLL locked to stable REFCLK; supply stable; static input; measured from start of sync patterns at input to LOCK transition low; Figure 8				42 x t <sub>RFCP</sub>	ns		
LOCK High-Z to High-State Delay	<sup>‡</sup> ZHLK	Figure 7					30	ns	
			MAX9206 16MHz		1300				
Innut litter Telerance	t <sub>JT</sub> F	Figure 9	Figure 0	IVIAA9200	45MHz	720			no
Input Jitter Tolerance			MAX9208	40MHz	720			ps	
			IVIAA92UO	60MHz	320	•			

- Note 1: Short one output at a time. Do not exceed the Absolute Maximum continuous power dissipation.
- Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. Voltages are referenced to ground except V<sub>TH</sub>, V<sub>TL</sub>, and V<sub>ID</sub>, which are differential input voltages.
- **Note 3:** DC parameters are production tested at T<sub>A</sub> = +25°C and guaranteed by design and characterization over operating temperature range.
- Note 4: AC parameters guaranteed by design and characterization.
- Note 5: CL includes scope probe and test jig capacitance.
- Note 6: t<sub>RCP</sub> is determined by the period of TCLK, which is the reference clock of the serializer driving the deserializer. The frequency of TCLK must be within ±400ppm of the REFCLK frequency.

### **Pin Description**

PIN	NAME	FUNCTION
1, 12, 13	AGND	Analog Ground
2	RCLK_R/F	Recovered Clock Strobe Edge Select. LVTTL/LVCMOS level input. Drive RCLK_R/F high to strobe ROUT_ on the rising edge of RCLK. Drive RCLK_R/F low to strobe ROUT_ on the falling edge of RCLK.
3	REFCLK	PLL Reference Clock. LVTTL/LVCMOS level input.
4, 11	AVCC	Analog Power Supply. Bypass AVCC with a 0.1µF and a 0.001µF capacitor to AGND.
5	RI+	Serial Data Input. Noninverting BLVDS differential input.
6	RI-	Serial Data Input. Inverting BLVDS differential input.
7	PWRDN	Power Down. LVTTL/LVCMOS level input. Drive PWRDN low to stop the PLL and put ROUT_, LOCK, and RCLK in high impedance.
8	REN	Output Enable. LVTTL/LVCMOS level input. Drive REN low to put ROUT_ and RCLK in high impedance. LOCK remains active, indicating the status of the serial input.
9	RCLK	Recovered Clock. LVTTL/LVCMOS level output. Use RCLK to strobe ROUT
10	LOCK	Lock Indicator. LVTTL/LVCMOS level output. LOCK goes low when the PLL has achieved frequency and phase lock to the serial input, and the framing bits have been identified.
14, 20, 22	DGND	Digital Ground
15–19, 24–28	ROUT9- ROUT0	Parallel Output Data. LVTTL/LVCMOS level outputs. ROUT_ is valid on the second selected strobe edge of RCLK after LOCK goes low.
21, 23	DVCC	Digital Power Supply. Bypass DVCC with a 0.1µF and a 0.001µF capacitor to DGND.

## Test Circuits/Timing Diagrams





Figure 1. Worst-Case ICC Test Pattern

### Test Circuits/Timing Diagrams (continued)








Figure 3. LVCMOS/LVTTL Output Load and Transition Times




Figure 4. Input-to-Output Delay




Figure 5. Data Valid Times




Figure 6. High-Impedance Test Circuit and Timing

## Test Circuits/Timing Diagrams (continued)




Figure 7. PLL Lock Time from PWRDN




Figure 8. Deserializer PLL Lock Time from Sync Patterns

### **Detailed Description**

The MAX9206/MAX9208 deserialize a BLVDS serializer's output into 10-bit wide parallel LVCMOS/LVTTL data and a parallel rate clock. The MAX9206/MAX9208 include a PLL that locks to the frequency and phase of the serial input, and digital circuits that deserialize and deframe the data. The MAX9206/MAX9208 have highinput jitter tolerance while receiving data at speeds from 160Mbps to 600Mbps. Combination with the MAX9205/MAX9207 BLVDS serializers allows data transmission across backplanes using PCB traces, or across twin-ax or twisted-pair cables.

The MAX9206/MAX9208 deserializers provide a power-saving, power-down mode when PWRDN is driven low. The output enable, REN, allows the parallel data outputs (ROUT\_) and recovered clock (RCLK) to be enabled or disabled while maintaining lock to the serial input. LOCK, along with RCLK, indicates when data is valid at ROUT\_. Parallel, deserialized data at ROUT\_ is strobed out on the selected strobe edge of RCLK. The strobe edge of RCLK is programmable. The falling edge is selected when RCLK\_R/F is low and the rising edge is selected when RCLK\_R/F is high.

The interface may be point-to-point or a heavily loaded bus. The characteristic impedance of the media and connections can range from  $100\Omega$  for a point-to-point interface to  $54\Omega$  for a heavily loaded bus. A double-terminated point-to-point interface uses a  $100\Omega$  termination resistor at each end of the interface, resulting in a total load of  $50\Omega$ . A heavily loaded bus with a termination as low as  $54\Omega$  at each end of the bus (resulting in a total load of  $27\Omega$ ) can be driven.

A high state bit and a low state bit, added by the BLVDS serializer, frame each 10 bits of serial data and create a guaranteed transition for clock recovery. The high bit is prepended at the start and the low bit is appended at the end of the 10-bit data. The rising edge formed at the end/start bit boundary functions as an embedded clock. Twelve serial bits (10 data + 2 frame) are transmitted by the serializer and received by the deserializer for each 10 bits of data transferred. The MAX9206 accepts a 16MHz to 45MHz reference clock, and receives serial data at 160Mbps (10 data bits x 16MHz) to 450Mbps (10 data bits x 45MHz). The MAX9208 accepts a 40MHz to 60MHz reference clock, and receives serial data at a rate of 400Mbps to 600Mbps.

#### **Initialization**

Initialize the MAX9206/MAX9208 before receiving data. When power is applied, with REFCLK stable and PWRDN high, RCLK and ROUT\_ are held in high

impedance,  $\overline{LOCK}$  goes high, and the on-chip PLL locks to REFCLK in 2048 cycles. After locking to REFCLK, ROUT\_ is active, RCLK tracks REFCLK, and  $\overline{LOCK}$  remains high. If transitions are detected at the serial input, the PLL locks to the phase and frequency of the serial input, finds the frame bits, and drives  $\overline{LOCK}$  low. If the serial input is sync patterns,  $\overline{LOCK}$  goes low in 42 or fewer cycles of RCLK. When  $\overline{LOCK}$  goes low, RCLK switches from tracking REFCLK to tracking the serializer reference clock (TCLK). Deserialized data at ROUT\_ is valid on the second selected strobe edge of RCLK after  $\overline{LOCK}$  goes low. Initialization restarts when power is cycled or on the rising edge of  $\overline{PWRDN}$ .

#### Lock to Pseudorandom Data

The MAX9206/MAX9208 lock to pseudorandom serial input data by deductively eliminating rising edges due to data until the embedded end/start edge is found. The end/start edge is identified unless the data contains a permanent, consecutive, frame-to-frame rising edge at the same bit position. Send sync patterns to guarantee lock. A sync pattern is six consecutive ones followed by six consecutive zeros, repeating every RCLK period with only one rising edge (at the end/start boundary). The MAX9205/MAX9207 serializers generate sync patterns when SYNC1 or SYNC2 is driven high.

Since sending sync patterns to initialize a deserializer disrupts data transfer to all deserializers receiving the same serial input (Figure 11, for example), lock to pseudorandom data is preferred in many applications. Lock to pseudorandom data allows initialization of a deserializer after hot insertion without disrupting data communication on other links.

The MAX9206/MAX9208s' deductive algorithm provides very fast pseudorandom data lock times. Table 1 compares typical lock times for pseudorandom and sync pattern inputs.

#### **Power-Down**

Drive PWRDN low to enter the power-down mode. In power-down, the PLL is stopped and the outputs (ROUT\_, RCLK, and LOCK) are put in high impedance, disabling drive current and also reducing supply current.

#### **Output Enable**

When the deserializer is initialized and REN is high, ROUT\_ is active, RCLK tracks the serializer reference clock (TCLK), and  $\overline{\text{LOCK}}$  is low. Driving REN low disables the ROUT\_ and RCLK output drivers and does not affect state machine timing. ROUT\_ and RCLK go

**Table 1. Typical Lock Times** 

REFCLK FREQUENCY	16MHz	35MHz	40MHz	40MHz
DATA PATTERN	PSEUDORANDOM DATA	PSEUDORANDOM DATA	PSEUDORANDOM DATA	SYNC PATTERNS
Maximum	0.749µs	0.375µs	0.354µs	0.134µs
Maximum (Clock Cycles)	11.99	13.14	14.18	5.37
Average	0.318µs	0.158µs	0.144µs	0.103µs
Average (Clock Cycles)	5.09	5.52	5.76	4.11
Minimum	0.13µs	0.068µs	0.061µs	0.061µs
Minimum (Clock Cycles)	2.08	2.37	2.44	2.45

**Note:** Pseudorandom lock performed with 2<sup>15</sup>-1 PRBS pattern, 10,000 lock time tests.

into high impedance but  $\overline{\mathsf{LOCK}}$  continues to reflect the status of the serial input. Driving REN high again enables the ROUT\_ and RCLK drivers.

#### **Losing Lock on Serial Data**

If one embedded clock edge (rising edge formed by end/start bits) is not detected, LOCK goes high, RCLK tracks REFCLK, and ROUT\_ stays active but with invalid data. LOCK stays high for a minimum of two RCLK cycles. Then, if transitions are detected at the serial input, the PLL attempts to lock to the serial input. When the PLL locks to serial input data, LOCK goes low, RCLK tracks the serializer reference clock (TCLK), and ROUT\_ is valid on the second selected strobe edge of RCLK after LOCK goes low. A minimum of two embedded clock edges in a row are required to regain lock to the serial input after LOCK goes high.

For automatic resynchronization,  $\overline{\text{LOCK}}$  can be connected to the MAX9205/MAX9207 serializer SYNC1 or SYNC2 input. With this connection, when  $\overline{\text{LOCK}}$  goes high, the serializer sends sync patterns until the deserializer locks to the serial input and drives  $\overline{\text{LOCK}}$  low.

#### Input Fail-Safe

When the serial input is undriven (a disconnected cable or serializer output in high impedance, for example) an on-chip fail-safe circuit (Figure 2) drives the serial input high. The response time of the fail-safe circuit depends on interconnect characteristics. With an undriven input, LOCK may switch high and low until the fail-safe circuit takes effect. The undriven condition of the link can be

detected in spite of  $\overline{LOCK}$  switching since  $\overline{LOCK}$  is high long enough to be sampled ( $\overline{LOCK}$  is high for at least two RCLK cycles after a missed clock edge and RCLK keeps running, allowing sampling). If it is required that  $\overline{LOCK}$  remain high for an undriven input, the on-chip fail-safe circuit can be supplemented with external pullup bias resistors.

#### **Deserializer Jitter Tolerance**

The t<sub>JT</sub> parameter specifies the total zero-to-peak input jitter the deserializer can tolerate before a sampling error occurs (Figure 9). Zero-to-peak jitter is measured from the mean value of the deterministic jitter distribution. Sources of jitter include the serializer (supply noise, reference clock jitter, pulse skew, and intersymbol interference), the interconnect (intersymbol interference, crosstalk, within-pair skew, ground shift), and the deserializer (supply noise). The sum of the zero-to-peak individual jitter sources must be less than or equal to the minimum value of t<sub>JT</sub>.

For example, at 40MHz, the MAX9205 serializer has 140ps (p-p) maximum deterministic output jitter. The zero-to-peak value is 140ps/2 = 70ps. If the interconnect jitter is 100ps (p-p) with a symmetrical distribution, the zero-to-peak jitter is 50ps. The MAX9206 deserializer jitter tolerance is 720ps at 40MHz. The total zero-to-peak input jitter is 70ps + 50ps = 120ps, which is less than the jitter tolerance. In this case, the margin is 720ps - 120ps = 600ps.




Figure 9. Input Jitter Tolerance

### **Applications Information**

### **Power-Supply Bypassing**

Bypass each supply pin with high-frequency surface-mount ceramic  $0.1\mu F$  and  $0.001\mu F$  capacitors in parallel as close to the device as possible, with the smaller valued capacitor the closest to the supply pin.

#### **Differential Traces and Termination**

Trace characteristics affect the performance of the MAX9206/MAX9208. Use controlled-impedance media. Avoid the use of unbalanced cables such as ribbon or

simple coaxial cable. Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by a differential receiver.

Eliminate reflections and ensure that noise couples as common mode by running differential traces close together. Reduce skew by matching the electrical length of the traces. Excessive skew can result in a degradation of magnetic field cancellation.

Maintain a constant distance between the differential traces to avoid discontinuities in differential impedance. Avoid 90° turns and minimize the number of vias to further prevent impedance discontinuities.




Figure 10. Double-Termination Point-to-Point




Figure 11. Point-to-Point Broadcast Using MAX9150 Repeater

0 \_\_\_\_\_\_ **///////** 

**Table 2. Input/Output Function Table** 

LOGIC	INPUTS	CONDITIONS	OUTPUTS		
REN	PWRDN	CONDITIONS	0017013		
X	Low	Power applied and stable	Power-down mode. PLL is stopped. Current consumption is reduced to 400µA (typ). ROUT_, RCLK, and LOCK are high impedance.		
Low	High	Deserializer initialized	RCLK and ROUT_ are high impedance. LOCK is active, indicating the serial input status.		
High	High	Deserializer initialized	RCLK and ROUT_ are active. LOCK is active, indicating the serial input status.		

X = Don't care.

#### **Topologies**

The MAX9206/MAX9208 deserializers can operate in a variety of topologies. Examples of double-terminated point-to-point and point-to-point broadcast are shown in Figures 10 and 11. Use 1% surface-mount termination resistors.

A point-to-point interface terminated at each end in the characteristic impedance of the cable or PCB traces is shown in Figure 10. The total load seen by the serializer is  $50\Omega$ . The double termination typically reduces reflections compared to a single  $100\Omega$  termination. A single  $100\Omega$  termination at the deserializer input is feasible and makes the differential signal swing larger.

A point-to-point version of a multidrop bus is shown in Figure 11. The low-jitter MAX9150 10-port repeater is used to reproduce and transmit the serializer output over 10 double-terminated point-to-point links. Compared to a bus, more interconnect is traded for robust hot-plug capability.

The repeater eliminates nine serializers compared to 10 individual point-to-point serializer-to-deserializer connections. Since repeater jitter is a component of the total jitter seen at the deserializer input (along with other sources of jitter), a low-jitter repeater is essential in most high data-rate applications.


#### **Board Layout**

A four-layer PCB providing separate power, ground, and signal layers is recommended. Keep the LVTTL/LVCMOS inputs and outputs separated from the BLVDS inputs to prevent coupling into the BLVDS lines.

### **Chip Information**

PROCESS: CMOS

### Pin Configuration



### Package Information

For the latest package outline information and land patterns, go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
28 SSOP	A28+4	21-0056	

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/01	Initial release	_
1	12/07	Max clock frequency increased to 45MHz; min values decreased for REFCLK and RCLK period; updated package outline; updated names for pins 2 and 3.	1–5, 8, 12
2	11/10	Updated Ordering Information, Absolute Maximum Ratings, and Package Information	1, 2, 12

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Maxim Integrated:

MAX9206EAI+ MAX9206EAI/V+ MAX9206EAI/V+T MAX9206EAI+T MAX9208EAI+ MAX9208EAI+T