#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND0.3V to +5.5V
IF+, IF-, LOBIAS, LOSEL, IFBIAS to GND0.3V to (VCC + 0.3V)
TAP0.3V to +1.4V
LO1, LO2, LEXT to GND0.3V to +0.3V
RF, LO1, LO2 Input Power+12dBm
RF (RF is DC shorted to GND through a balun)50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
20-Pin Thin QFN-EP (derate 26.3mW/°C above +70°C)2.1W

θJA	+38°C/W
θJC	+13°C/W
Operating Temperature Range (Note A)	$)T_{C} = -40^{\circ}C \text{ to } +85^{\circ}C$
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note A: T<sub>C</sub> is the temperature on the exposed paddle of the package.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

(MAX9996 *Typical Application Circuit*,  $V_{CC}$  = +4.75V to +5.25V, no RF signal applied, IF+ and IF- outputs pulled up to  $V_{CC}$  through inductive chokes, R<sub>1</sub> = 806 $\Omega$ , R<sub>2</sub> = 549 $\Omega$ , T<sub>C</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at  $V_{CC}$  = +5V, T<sub>C</sub> = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc		4.75	5.00	5.25	V
Supply Current	Icc			206	240	mA
LO_SEL Input-Logic Low	VIL				0.8	V
LO_SEL Input-Logic High	VIH		2		•	V

#### AC ELECTRICAL CHARACTERISTICS

 $(\text{MAX9996 Typical Application Circuit}, V_{\text{CC}} = +4.75 \text{V to } +5.25 \text{V}, \text{ RF and LO ports are driven from } 50 \Omega \text{ sources}, P_{\text{LO}} = -3 \text{dBm to } +3 \text{dBm}, P_{\text{RF}} = -5 \text{dBm}, f_{\text{RF}} = 1700 \text{MHz} \text{ to } 2200 \text{MHz}, f_{\text{LO}} = 1900 \text{MHz}, f_{\text{IF}} = 200 \text{MHz}, f_{\text{LO}} > f_{\text{RF}}, T_{\text{C}} = -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C}, \text{ unless otherwise noted}. \text{ Typical values are at V}_{\text{CC}} = +5 \text{V}, P_{\text{RF}} = -5 \text{dBm}, P_{\text{LO}} = 0 \text{dBm}, f_{\text{RF}} = 1900 \text{MHz}, f_{\text{LO}} = 2100 \text{MHz}, f_{\text{IF}} = 200 \text{MHz}, f_{\text{C}} = +25 ^{\circ} \text{C}, \text{ unless otherwise noted.}) \text{ (Notes 1, 2)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RF Frequency Range	f <sub>RF</sub>	(Note 3)	1700		2200	MHz
LO Fraguency Panga	f. c	(Note 3)	1900		2400	MHz
LO Frequency Range	fLO	MAX9994	1400		2000	IVI□∠
IF Frequency Range	fıF		40		350	MHz
Conversion Gain	GC	$P_{RF} < +2dBm, T_A = +25^{\circ}C$	7.0	8.3	9.0	dB
Gain Variation Over Temperature		$T_{C} = -40^{\circ}C \text{ to } +85^{\circ}C$		±0.75		dB
Input Compression Point	P <sub>1dB</sub>	(Note 4)		12.6		dBm
Input Third-Order Intercept Point	IIP3	Two tones: $f_{RF1} = 2000 MHz$ , $f_{RF2} = 2001 MHz$ , $P_{RF} = -5 dBm/tone$ , $f_{LO} = 2200 MHz$ , $P_{LO} = 0 dBm$ , $T_{A} = +25 ^{\circ}C$	23.5	26.5		dBm
Input IP3 Variation Over Temperature		$T_C = -40$ °C to $+85$ °C		±0.5		dB

### **AC ELECTRICAL CHARACTERISTICS (continued)**


(MAX9996 Typical Application Circuit,  $V_{CC}$  = +4.75V to +5.25V, RF and LO ports are driven from  $50\Omega$  sources,  $P_{LO}$  = -3dBm to +3dBm,  $P_{RF}$  = -5dBm,  $f_{RF}$  = 1700MHz to 2200MHz,  $f_{LO}$  = 1900MHz to 2400MHz,  $f_{IF}$  = 200MHz,  $f_{LO}$  >  $f_{RF}$ ,  $f_{C}$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $V_{CC}$  = +5V,  $P_{RF}$  = -5dBm,  $P_{LO}$  = 0dBm,  $f_{RF}$  = 1900MHz,  $f_{LO}$  = 2100MHz,  $f_{IF}$  = 200MHz,  $f_{C}$  = +25°C, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS
Noise Figure	NF	Single sideband	Single sideband		9.7		dB
Noise Figure Under-Blocking		$P_{RF} = 5dBm$ , $f_{RF} = 2$ $f_{LO} = 2190MHz$ , $f_{BL}$	2000MHz, OCK = 2100MHz (Note 5)		19		dB
LO Drive				-3		+3	dBm
	2 x 2	2LO-2RF	$P_{RF} = -10dBm$		72		
Courieus Despesas et IF	2 X Z	ZLU-ZHF	$P_{RF} = -5dBm$		67		alD a
Spurious Response at IF	3 x 3	3LO-3RF	$P_{RF} = -10dBm$		87		dBc dB dBm
	3 X 3	SLU-SHF	$P_{RF} = -5dBm$		77		
LO1 to LO2 Isolation	LO2 selected, 1900MHz < f <sub>LO</sub> < 2100MHz		0MHz < f <sub>LO</sub> < 2100MHz		49		dР
LOT to LOZ ISOIATION		LO1 selected, 1900	0MHz < f <sub>LO</sub> < 2100MHz		43		uБ
Maximum LO Leakage at RF Port	Leakage at RF Port				-20		dBm
Maximum LO Leakage at IF Port		$P_{LO} = +3dBm$			-30		dBm
Minimum RF-to-IF Isolation					40		dB
LO Switching Time		50% of LOSEL to IF	settled to within 2°		50	+3	ns
RF Port Return Loss					15		dB
LO Port Return Loss		LO1/2 port selected LO2/1 and IF termin	·		16		dB
LO FOIT NEIUITI LOSS		LO1/2 port unselection LO2/1 and IF terminate		_	26	_	UD
IF Port Return Loss		LO driven at 0dBm differential 200 $\Omega$	, RF terminated into $50\Omega$ ,		20		dB

- Note 1: Guaranteed by design and characterization.
- Note 2: All limits include external component losses. Output measurements taken at IF output of the Typical Application Circuit.
- Note 3: Operation outside this range is possible, but with degraded performance of some parameters.
- Note 4: Compression point characterized. It is advisable not to operate continuously the mixer RF input above +12dBm.
- **Note 5:** Measured with external LO source noise filtered so the noise floor is -174dBm/Hz. This specification reflects the effects of all SNR degradations in the mixer, including the LO noise as defined in Maxim Application Note 2021.


### **Typical Operating Characteristics**


(MAX9996 Typical Application Circuit, V<sub>CC</sub> = +5.0V, P<sub>LO</sub> = 0dBm, P<sub>RF</sub> = -5dBm, f<sub>LO</sub> > f<sub>RF</sub>, f<sub>IF</sub> = 200MHz, unless otherwise noted.)





### Typical Operating Characteristics (continued)


(MAX9996 Typical Application Circuit, VCC = +5.0V, PLO = 0dBm, PRF = -5dBm, fLO > fRF, fIF = 200MHz, unless otherwise noted.)

























### \_Typical Operating Characteristics (continued)

(MAX9996 Typical Application Circuit, V<sub>CC</sub> = +5.0V, P<sub>LO</sub> = 0dBm, P<sub>RF</sub> = -5dBm, f<sub>LO</sub> > f<sub>RF</sub>, f<sub>IF</sub> = 200MHz, unless otherwise noted.)



### Typical Operating Characteristics (continued)

(MAX9996 Typical Application Circuit, V<sub>CC</sub> = +5.0V, P<sub>LO</sub> = 0dBm, P<sub>RF</sub> = -5dBm, f<sub>LO</sub> > f<sub>RF</sub>, f<sub>IF</sub> = 200MHz, unless otherwise noted.)



-30 -10

TEMPERATURE (°C)

LO FREQUENCY (MHz)

### **Pin Description**

		-
PIN	NAME	FUNCTION
1, 6, 8, 14	V <sub>CC</sub>	Power-Supply Connection. Bypass each V <sub>CC</sub> pin to GND with capacitors as shown in the <i>Typical Application Circuit</i> .
2	RF	Single-Ended $50\Omega$ RF Input. This port is internally matched and DC shorted to GND through a balun. Requires an external DC-blocking capacitor.
3	TAP	Center Tap of the Internal RF Balun. Bypass to GND with capacitors close to the IC, as shown in the <i>Typical Application Circuit</i> .
4, 5, 10, 12, 13, 17	GND	Ground
7	LOBIAS	Bias Resistor for Internal LO Buffer. Connect a 549Ω ±1% resistor from LOBIAS to the power supply.
9	LOSEL	Local Oscillator Select. Logic control input for selecting LO1 or LO2.
11	LO1	Local Oscillator Input 1. Drive LOSEL low to select LO1.
15	LO2	Local Oscillator Input 2. Drive LOSEL high to select LO2.
16	LEXT	External Inductor Connection. Connect a low-ESR, 10nH inductor from LEXT to GND. This inductor carries approximately 100mA DC current.
18, 19	IF-, IF+	Differential IF Outputs. Each output requires external bias to V <sub>CC</sub> through an RF choke (see the <i>Typical Application Circuit</i> ).
20	IFBIAS	IF Bias Resistor Connection for IF Amplifier. Connect an $806\Omega$ resistor from IFBIAS to GND.
EP	GND	Exposed Ground Paddle. Solder the exposed paddle to the ground plane using multiple vias.

### **Detailed Description**

The MAX9996 high-linearity downconversion mixer provides 8.3dB of conversion gain and 26.5dBm of IIP3, with a typical 9.7dB noise figure. The integrated baluns and matching circuitry allow for  $50\Omega$  single-ended interfaces to the RF and the two LO ports. A single-pole, double-throw (SPDT) switch provides 50ns switching time between the two LO inputs with 43dB of LO-to-LO isolation. Furthermore, the integrated LO buffer provides a high drive level to the mixer core, reducing the LO drive required at the MAX9996's inputs to a -3dBm to +3dBm range. The IF port incorporates a differential output, which is ideal for providing enhanced IIP2 performance.

Specifications are guaranteed over broad frequency ranges to allow for use in UMTS, cdma2000, and 2G/2.5G/3G DCS1800 and PCS1900 base stations. The MAX9996 is specified to operate over a 1700MHz to 2200MHz RF frequency range, a 1900MHz to 2400MHz LO frequency range, and a 40MHz to 350MHz IF frequency range. Operation beyond these ranges is possible; see the *Typical Operating Characteristics* for additional details.

This device can operate in low-side LO injection applications with an extended LO range, but performance degrades as  $f_{LO}$  continues to decrease. The MAX9994—a variant of the MAX9996—provides better low-side performance since it is tuned for a lower LO range of 1400MHz to 2000MHz.

#### RF Input and Balun

The MAX9996 RF input is internally matched to  $50\Omega$ , requiring no external matching components. A DC-blocking capacitor is required because the input is internally DC shorted to ground through the on-chip balun. Input return loss is typically 15dB over the entire 1700MHz to 2200MHz RF frequency range.

#### LO Inputs, Buffer, and Balun

The MAX9996 can be used for either high-side or low-side injection applications with a 1900MHz to 2400MHz LO frequency range. For a device with a 1400MHz to 2000MHz LO frequency range, refer to the MAX9994 data sheet. As an added feature, the MAX9996 includes an internal LO SPDT switch that can be used for frequency-hopping applications. The switch selects one of the two single-ended LO ports, allowing the external oscillator to settle on a particular frequency before it is

3 \_\_\_\_\_\_NIXI/N

switched in. LO switching time is typically less than 50ns, which is more than adequate for virtually all GSM applications. If frequency hopping is not employed, set the switch to either of the LO inputs. The switch is controlled by a digital input (LOSEL): logic-high selects LO2, logic-low selects LO1. To avoid damage to the part, voltage must be applied to VCC before digital logic is applied to LOSEL. LO1 and LO2 inputs are internally matched to  $50\Omega,$  requiring only a 22pF DC-blocking capacitor.

A two-stage internal LO buffer allows a wide input power range for the LO drive. All guaranteed specifications are for an LO signal power from -3dBm to +3dBm. The on-chip low-loss balun, along with an LO buffer, drives the double-balanced mixer. All interfacing and matching components from the LO inputs to the IF outputs are integrated on-chip.

#### **High-Linearity Mixer**

The core of the MAX9996 is a double-balanced, high-performance passive mixer. Exceptional linearity is provided by the large LO swing from the on-chip LO buffer. When combined with the integrated IF amplifiers, the cascaded IIP3, 2LO-2RF rejection, and NF performance is typically 26.5dBm, 72dBc, and 9.7dB, respectively.

#### **Differential IF Output Amplifier**

The MAX9996 mixer has a 40MHz to 350MHz IF frequency range. The differential, open-collector IF output ports require external pullup inductors to VCC. Note that these differential outputs are ideal for providing enhanced 2LO-2RF rejection performance. Single-ended IF applications require a 4:1 balun to transform the  $200\Omega$  differential output impedance to a  $50\Omega$  single-ended output. After the balun, the IF return loss is better than 15dB.

### \_Applications Information

### **Input and Output Matching**

The RF and LO inputs are internally matched to  $50\Omega$ . No matching components are required. Return loss at the RF port is typically 15dB over the entire input range (1700MHz to 2200MHz) and return loss at the LO ports is typically better than 16dB (1900MHz to 2400MHz). RF and LO inputs require only DC-blocking capacitors for interfacing.

The IF output impedance is  $200\Omega$  (differential). For evaluation, an external low-loss 4:1 (impedance ratio) balun transforms this impedance down to a  $50\Omega$  single-ended output (see the *Typical Application Circuit*).

#### **Bias Resistors**

Bias currents for the LO buffer and the IF amplifier are optimized by fine tuning resistors R1 and R2. If reduced current is required at the expense of performance, contact the factory for details. If the  $\pm 1\%$  bias resistor values are not readily available, substitute standard  $\pm 5\%$  values.

#### **LEXT Inductor**

LEXT serves to improve the LO-to-IF and RF-to-IF leakage. The inductance value can be adjusted by the user to optimize the performance for a particular frequency band. Since approximately 100mA flows through this inductor, it is important to use a low-DCR wire-wound coil.

If the LO-to-IF and RF-to-IF leakage are not critical parameters, the inductor can be replaced by a short circuit to ground.

#### **Layout Considerations**

A properly designed PC board is an essential part of any RF/microwave circuit. Keep RF signal lines as short as possible to reduce losses, radiation, and inductance. For the best performance, route the ground pin traces directly to the exposed pad under the package. The PC board exposed pad **MUST** be connected to the ground plane of the PC board. It is suggested that multiple vias be used to connect this pad to the lower level ground planes. This method provides a good RF/thermal conduction path for the device. Solder the exposed pad on the bottom of the device package to the PC board. The MAX9996 Evaluation Kit can be used as a reference for board layout. Gerber files are available upon request at www.maxim-ic.com.

### **Power-Supply Bypassing**

Proper voltage-supply bypassing is essential for high-frequency circuit stability. Bypass each V<sub>CC</sub> pin and TAP with the capacitors shown in the *Typical Application Circuit*; see Table 1. Place the TAP bypass capacitor to ground within 100 mils of the TAP pin.

### **Exposed Pad RF/Thermal Considerations**

The exposed paddle (EP) of the MAX9996's 20-pin thin QFN-EP package provides a low thermal-resistance path to the die. It is important that the PC board on which the MAX9996 is mounted be designed to conduct heat from the EP. In addition, provide the EP with a low-inductance path to electrical ground. The EP **MUST** 

be soldered to a ground plane on the PC board, either directly or through an array of plated via holes.


**Chip Information** 

TRANSISTOR COUNT: 1414 PROCESS: SiGe BiCMOS


Table 1. Component List Referring to the Typical Application Circuit

COMPONENT	VALUE	DESCRIPTION
L1, L2	470nH	Wire-wound high-Q inductors (0805)
L3	10nH	Wire-wound high-Q inductor (0603)
C1	4pF	Microwave capacitor (0603)
C4	10pF	Microwave capacitor (0603)
C2, C6, C7, C8, C10, C12	22pF	Microwave capacitors (0603)
C3, C5, C9, C11	0.01μF	Microwave capacitors (0603)
C13, C14	150pF	Microwave capacitors (0603)
C15	150pF	Microwave capacitor (0402)
R1	806Ω	±1% resistor (0603)
R2	549Ω	±1% resistor (0603)
R3	7.15Ω	±1% resistor (1206)
T1	4:1 balun	IF balun
U1	MAX9996	Maxim IC

### Pin Configuration/Functional Diagram




### **Typical Application Circuit**



### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



COMMON DIMENSIONS												EXPOSED PAD VARIATIONS										
PKG.	1	6L 5x	5	2	20L 5	<b>(</b> 5	2	8L 5>	(5	3	32L 5>	κ5	ı	PKG		D2			E2		L	DOWN
YMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	. MAX.		CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	±0.15	BONDS ALLOWED
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	75 0.80 0.70 0.75 0.80	Γ	T1655-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO			
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	_ L	T1655-2	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
A3	0.	20 RE	F.	0.	20 RE	F.	0.:	20 RE	F.	0.	20 RE	F.	- 1	T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	L	T2055-2	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
D	4.90	5.00	_	-	5.00	5.10	_	5.00	5.10	4.90	5.00	5.10	L	T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	L	T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
е	0	.80 BS	SC.	0	.65 BS	SC.	0	50 BS	SC.	0	.50 BS	SC.	L	T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	0.40	Y
k	0.25	-	-	0.25	-	l -	0.25	-	-	0.25	-	- I	L	T2855-1	3.15	3.25	3.35	3.15	3.25	3.35	**	NO
L	0.30	0.40	0.50	_	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	-	T2855-2	2.60	2.70	2.80	2.60	2.70	2.80	**	NO
11	-	-	-	-	-	-	-	-	-	-	-	-	- 1	T2855-3	3.15	3.25	3.35	3.15	3.25	3.35	**	YES
N		16			20	_		28	_	$\vdash$	32		- 1	T2855-4	2.60	2.70	2.80	2.60	2.70	2.80		YES
ND		4		-	5			7		8			-	T2855-5 T2855-6	2.60	2.70 3.25	2.80	2.60	2.70	2.80	**	NO
NE		4		-	5			7		8			ŀ	T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	**	NO YES
JEDEC	1	WHHE	3	,	WHH	0	٧	VHHD	I-1	WHHD-2		ŀ	T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	0.40	Y	
													ŀ	T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	**	N
ES:													ı	T3255-2	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
DIMEN:	SIONIN	IG & TO	OLERA	NCING	CONF	ORM T	O ASN	E Y14	.5M-19	94.			Γ	T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	**	YES
. ALL DII	MENSI	ONS A	RE IN I	MILLIM	ETERS	. ANGI	ES AR	E IN D	EGRE	ES.				T3255-4	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
NIST	E TOT	AL NU	MBER	OF TE	RMINA	LS.							Γ	T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20	**	NO
THE TE CONFO OPTIO IDENT	ORM TO NAL, B FIER M SION b	O JESE UT MU MAY BE APPLI	95-1 S IST BE EITHE IES TO	SPP-01 LOCAT R A M	2. DET TED WI OLD O	TAILS O ITHIN T IR MAR	F TER HE ZO KED F	MINAL NE INE EATUR	#1 IDE DICATE RE.	D. TH	ER ARE	≣ ∕IINAL :	AND	0.30 mm				**	SEE CO	MMON E	DIMENSIO	NS TABLE
FROM																						
ND AN										AND	SIDE	RESPI	LY.									
DEPOR																						
Z COPLA																						
DRAWI T2855-				JEDE	L MO2	20, EX	JEP I E	XPUS	ED PAI	D DIME	NSIUN	IFUR	1,				DAI	LLA:	<u>S</u>		113	
WARPA																				,		
MARKII	JG IS F	OR PA	ACKAG	E ORIE	ENTATI	ON RE	FEREN	ICE Of	NLY.							TITUE	PACK	AGE OL	JTI INF			

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

### **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX9996ETP+ MAX9996ETP+D MAX9996ETP+T MAX9996ETP+TD