

# X2Y<sup>®</sup> FILTER & DECOUPLING CAPACITORS



DISSIPATION FACTOR:	0.1% max.	WVDC ≥ 50 VDC: 2.5% max. WVDC = 25 VDC: 3.5% max. WVDC = 10-16 VDC: 5.0% max. WVDC = 6.3 VDC: 10% max.	WVDC ≥ 50 VDC: 5% max. WVDC ≤ 25 VDC: 10% max.			
INSULATION RESISTANCE (MIN. @ 25°C, WVDC)	C≤ 0.047µF: 1000 $\Omega$ F or 100 G $\Omega$ , whichever is less C> 0.047µF: 500 $\Omega$ F or 10 G $\Omega$ , whichever is less					
TEST CONDITIONS:	C > 100 pF; 1kHz $\pm$ 50Hz; 1.0 $\pm$ 0.2 VRMS C $\leq$ 100 pF; 1Mhz $\pm$ 50kHz; 1.0 $\pm$ 0.2 VRMS					
OTHER:	See main catalog page 35 for additional dielectric specifications.					

**Equivalent Circuits** 




# Cross-sectional View



#### **Dimensional View**

→ CB 🗲



## CASE SIZE

	0402 (X07)		0603 (X14)		0805 (X15)		1206 (X18)		1210 (X41)		1410 (X44)		1812 (X43)	
	IN	MM	IN	MM	IN	MM	IN	MM	IN	MM	IN	MM	IN	MM
L	0.045 ± 0.003	1.143 ± 0.076	0.064 ± 0.005	1.626 ± 0.127	0.080 ± 0.008	2.032 ± 0.203	0.124 ± 0.010	3.150 ± 0.254	0.125 ± 0.010	3.175 ± 0.254	0.140 ± 0.010	3.556 ± 0.254	0.174 ± 0.010	4.420 ± 0.254
W	0.025 ± 0.003	0.635 ± 0.076	0.035 ± 0.005	0.889 ± 0.127	0.050 ± 0.008	1.270 ± 0.203	0.063 ± 0.010	1.600 ± 0.254	0.098 ± 0.010	2.489 ± 0.254	0.098 ± 0.010	2.490 ± 0.254	0.125 ± 0.010	3.175 ± 0.254
т	0.020 max	0.508 max	0.026 max	0.660 max	0.040 max	1.016 max	0.050 max	1.270 max	0.070 max	1.778 max	0.070 max	1.778 max	0.090 max	2.286 max
EB	0.008 ± 0.003	0.203 ± 0.076	0.010 ± 0.006	0.254 ± 0.152	0.012 ± 0.008	0.305 ± 0.203	0.016 ± 0.010	0.406 ± 0.254	0.018 ± 0.010	0.457 ± 0.254	0.018 ± 0.010	0.457 ± 0.254	0.022 ± 0.012	0.559 ± 0.305
СВ	0.012 ± 0.003	0.305 ± 0.076	0.018 ± 0.004	0.457 ± 0.102	0.022 ± 0.005	0.559 ± 0.127	0.040 ± 0.005	1.016 ± 0.127	0.045 ± 0.005	1.143 ± 0.127	0.045 ± 0.005	1.143 ± 0.127	0.045 ± 0.005	1.143 ± 0.127







### THE X2Y® DESIGN - A BALANCED, LOW ESL, "CAPACITOR CIRCUIT"

The X2Y<sup>®</sup> capacitor design starts with standard 2 terminal MLC capacitor's opposing electrode sets, A & B, and adds a third electrode set (G) which surround each A & B electrode. The result is a highly vesatile three node capacitive circuit containing two tightly matched, low inductance capacitors in a compact, four-terminal SMT chip.








#### EMI FILTERING:

The X2Y<sup>®</sup> component contains two shunt or "line-to-ground" Y capacitors. Ultra-low ESL (equivalent series inductance) and tightly matched inductance of these capacitors provides unequaled high frequency Common-Mode noise filtering with low noise mode conversion. X2Y<sup>®</sup> components reduce EMI emissions far better than unbalanced discrete shunt capacitors or series inductive filters. Differential signal loss is determined by the cut off frequency of the single line-to-ground (Y) capacitor value of an X2Y<sup>®</sup>.



#### Power Bypass / Decoupling

For Power Bypass applications, X2Ys<sup>®</sup> two "Y" capacitors are connected in parallel. This doubles the total capacitance and reduces their mounted inductance by 80% or 1/5th the mounted inductance of similar sized MLC capacitors enabling high-performance bypass networks with far fewer components and vias. Low ESL delivers improved High Frequency performance into the GHz range.

#### **GSM RFI** ATTENUATION IN AUDIO & ANALOG


GSM handsets transmit in the 850 and 1850 MHz bands using a TDMA pulse rate of 217Hz. These signals cause the GSM buzz heard in a wide range of audio products from headphones to concert hall PA systems or "silent" signal errors created in medical, industrial process control, and security applications. Testing was conducted where an 840MHz GSM handset signal was delivered to the inputs of three different amplifier test circuit configurations shown below whose outputs were measured on a HF spectrum analyzer.

1) No input filter, 2 discrete MLC 100nF power bypass caps.

2) 2 discrete MLC 1nF input filter, 2 discrete MLC 100nF power bypass caps.

3) A single X2Y 1nF input filter, a single X2Y 100nF power bypass cap.

X2Y configuration provided a nearly flat response above the ambient and up to 10 dB imrpoved rejection than the conventional MLCC configuration.




#### AMPLIFIER INPUT FILTER EXAMPLE

In this example, a single Johanson X2Y<sup>®</sup> component was used to filter noise at the input of a DC instrumentation amplifier. This reduced component count by 3-to-1 and costs by over 70% vs. conventional filter components that included 1% film Y-capacitors.

Parameter	X2Y <sup>®</sup> 10nF	Discrete 10nF, 2 @ 220 pF	Comments
DC offset shift	< 0.1 µV	< 0.1 µV	Referred to input
Common mode rejection	91 dB	92 dB	

Source: Analog Devices, "A Designer's Guide to Instrumentation Amplifiers (2nd Edition)" by Charles Kitchin and Lew Counts







#### COMMON MODE CHOKE REPLACEMENT

- Superior High Frequency Emissions Reduction
- Smaller Sizes, Lighter Weight
- No Current Limitation
- Vibration Resistant
- No Saturation Concerns

See our website for a detailed application note with component test comparisons and circuit emissions measurements.




#### Measured Common Mode Rejection



#### PARALLEL CAPACITOR SOLUTION


A common design practice is to parallel decade capacitance values to extend the high frequency performance of the filter network. This causes an unintended and often over-looked effect of anti-resonant peaks in the filter networks combined impedance. X2Y's very low mounted inductance allows designers to use a single, higher value part and completely avoid the anti-resonance problem. The impedance graph on right shows the combined mounted impedance of a 1nF, 10nF & 100nF 0402 MLC in parrallel in RED. The MLC networks anti-resonance peaks are nearly 10 times the desired impedance. A 100nF and 47nF X2Y are plotted in BLUE and GREEN. (The total capacitance of X2Y (Circuit 2) is twice the value, or 200nF and 98nF in this example.) The sigle X2Y is clearly superior to the three paralleled MLCs.



#### X2Y High Performance Power Bypass - Improve Performance, Reduce Space & Vias

Actual measured performance of two high performance SerDes FPGA designs demonstrate how a 13 component X2Y bypass network significantly out performs a 38 component MLC network. For more information see http://johansondielectrics.com/pdfs/JDI\_X2Y\_STXII.pdf

### 



# \$0 \$0 \$0 \$0 \$0 \$0 \$0 \$0 \$0 \$0 \$0 \$0 \$0 \$0 \$0 \$0

