

Absolute Maximum Ratings	Thermal Information						
Supply Voltage	Thermal Resistance θ _{JA} θ _{JC} CERDIP Package 48°C/W 8°C/W CLCC Package 66°C/W 12°C/W						
ESD Classification Class 1	Maximum Storage Temperature Range65 ^o C to +150 ^o C Maximum Junction Temperature+175 ^o C						
Operating Conditions	Maximum Lead Temperature (Soldering 10s)+300 ^o C						
Operating Voltage Range	Die Characteristics						
HM-6516B-9, HM-6516-9	Gate Count						
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cau of the device at these or any other conditions above those indicated in the opera	use permanent damage to the device. This is a stress only rating and operation tional sections of this specification is not implied.						

DC Electrical Specifications $~V_{CC}$ = 5V $\pm 10\%;~T_{A}$ = -40°C to +85°C (HM-6516B-9, HM-6516-9)

		LIMITS				
SYMBOL	PARAMETER	MIN MAX		UNITS	TEST CONDITIONS	
ICCSB	Standby Supply Current	-	50	μΑ	IO = 0mA, VI = V_{CC} or GND, V_{CC} = 5.5V, HM-6516B-9	
		-	100	μΑ	IO = 0mA, VI = V _{CC} or GND, HM-6516-9	
ICCOP	Operating Supply Current (Note 1)	-	10	mA	f = 1MHz, IO = 0mA, $\overline{G} = V_{CC}$, $V_{CC} = 5.5V$, VI = V_{CC} or GND	
ICCDR	Data Retention Supply Current	-	25	μΑ	$V_{CC} = 2.0V$, IO = 0mA, VI = V_{CC} or GND, $\overline{E} = V_{CC}$, HM-6516B-9	
		-	50	μΑ	V_{CC} = 2.0V, IO = 0mA, VI = V_{CC} or GND, \overline{E} = V_{CC} , HM-6516-9	
VCCDR	Data Retention Supply Voltage	2.0	-	V		
II	Input Leakage Current	-1.0	+1.0	μA	$VI = V_{CC}$ or GND, $V_{CC} = 5.5V$	
IIOZ	Input/Output Leakage Current	-1.0	+1.0	μA	$VIO = V_{CC} \text{ or GND}, V_{CC} = 5.5V$	
V _{IL}	Input Low Voltage	-0.3	0.8	V	V _{CC} = 4.5V	
V _{IH}	Input High Voltage	2.4	V _{CC} +0.3	V	V _{CC} = 5.5V	
VOL	Output Low Voltage	-	0.4	V	IO = 3.2mA, V _{CC} = 4.5V	
VOH1	Output High Voltage	2.4	-	V	IO = -1.0mA, V _{CC} = 4.5V	
VOH2	Output High Voltage (Note 2)	V _{CC} -0.4	-	V	IO = -100μA, V _{CC} = 4.5V	

Capacitance $T_A = +25^{\circ}C$

SYMBOL	PARAMETER	MAX	UNITS	TEST CONDITIONS
CI	Input Capacitance (Note 2)	8	pF	f = 1MHz, All measurements are
CIO	Input/Output Capacitance (Note 2)	10	pF	referenced to device GND

NOTES:

1. Typical derating 5mA/MHz increase in ICCOP.

2. Tested at initial design and after major design changes.

HM-6516

			LIMITS				
		HM-6	HM-6516B-9		HM-6516-9		теет
SYMBOL	PARAMETER	MIN	MAX	MIN	МАХ	UNITS	CONDITIONS
(1) TELQV	Chip Enable Access Time	-	120	-	200	ns	(Notes 1, 3)
(2) TAVQV	Address Access Time	-	120	-	200	ns	(Notes 1, 3, 4)
(3) TELQX	Chip Enable Output Enable Time	10	-	10	-	ns	(Notes 2, 3)
(4) TWLQZ	Write Enable Output Disable Time	-	50	-	80	ns	(Notes 2, 3)
(5) TEHQZ	Chip Enable Output Disable Time	-	50	-	80	ns	(Notes 2, 3)
(6) TGLQV	Output Enable Output Valid Time	-	80	-	80	ns	(Notes 1, 3)
(7) TGLQX	Output Enable Output Enable Time	10	-	10	-	ns	(Notes 2, 3)
(8) TGHQZ	Output Enable Output DisableTime	-	50	-	80	ns	(Notes 2, 3)
(9) TELEH	Chip Enable Pulse Negative Width	120	-	200	-	ns	(Notes 1, 3)
(10) TEHEL	Chip Enable Pulse Positive Width	50	-	80	-	ns	(Notes 1, 3)
(11) TAVEL	Address Setup Time	0	-	0	-	ns	(Notes 1, 3)
(12) TELAX	Address Hold Time	30	-	50	-	ns	(Notes 1, 3)
(13) TWLWH	Write Enable Pulse Width	120	-	200	-	ns	(Notes 1, 3)
(14) TWLEH	Write Enable Pulse Setup Time	120	-	200	-	ns	(Notes 1, 3)
(15) TELWH	Write Enable Pulse Hold Time	120	-	200	-	ns	(Notes 1, 3)
(16) TDVWH	Data Setup Time	50	-	80	-	ns	(Notes 1, 3)
(17) TWHDX	Data Hold Time	10	-	10	-	ns	(Notes 1, 3)
(18) TELEL	Read or Write Cycle Time	170	-	280	-	ns	(Notes 1, 3)

NOTES:

 Input pulse levels: 0.8V to V_{CC} - 2.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent, C_L = 50pF (min) - for C_L greater than 50pF, access time is derated by 0.15ns per pF.

2. Tested at initial design and after major design changes.

3. V_{CC} = 4.5V and 5.5V.

4. TAVQV = TELQV + TAVEL.



FIGURE 1. READ CYCLE

The address information is latched in the on-chip registers on the falling edge of \overline{E} (T = 0), minimum address setup and hold time requirements must be met. After the required hold time, the addresses may change state without affecting device operation. During time (T = 1), the outputs become enabled but data is not valid until time (T = 2), \overline{W} must

remain high throughout the read cycle. After the data has been read, \overline{E} may return high (T = 3). This will force the output buffers into a high impedance mode at time (T = 4). \overline{G} is used to disable the output buffers when in a logical "1" state (T = -1, 0, 3, 4, 5). After (T = 4) time, the memory is ready for the next cycle.



Timing Waveforms (Continued)

The write cycle is initiated on the falling edge of \overline{E} (T = 0), which latches the address information in the on-chip registers. If a write cycle is to be performed where the output is not to become active, \overline{G} can be held high (inactive). TDVWH and TWHDX must be met for proper device operation regardless of \overline{G} . If \overline{E} and \overline{G} fall before \overline{W} falls (read mode), a possible bus conflict may exist. If \overline{E} rises before \overline{W} rises, reference data setup and hold times to the \overline{E} rising edge. The write operation is terminated by the first rising edge of \overline{W} (T = 2) or \overline{E} (T = 3). After the minimum \overline{E} high time (TEHEL), the next cycle may begin. If a series of consecutive write cycles are to be performed, the \overline{W} line may be held low until all desired locations have been written. In this case, data setup and hold times must be referenced to the rising of \overline{E} .

Typical Performance Curve



FIGURE 3. TYPICAL ICCDR vs TA

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's guality certifications can be viewed at www.intersil.com/design/guality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time withou notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may resul from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Sales Office Headquarters

NORTH AMERICA

ntersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: (949) 341-7000 FAX: (949) 341-7123 Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946 EUROPE Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland TEL: +41 21 6140560 FAX: +41 21 6140579 ASIA Intersil Corporation Unit 1804 18/F Guangdong Water Building 83 Austin Road TST, Kowloon Hong Kong TEL: +852 2723 6339 FAX: +852 2730 1433